October 10, 20001. 2 USB 2.0 Hub Testing Dan Froelich Intel.

Slides:



Advertisements
Similar presentations
May 16, Edition2 USB Hub Designs John Garney Hub Working Group Chair, Intel Corporation Schumann Rafizadeh VP Engineering, Yi Shi Tong John.
Advertisements

System Integration and Performance
May 8, High Speed Electrical Testing Jim Choate Intel Corporation.
May 9, High Speed Protocol Additions John Garney USB2.0 Hub Working Group Chair Intel Corporation John Garney USB2.0 Hub Working Group Chair Intel.
May 16, USB 2.0 Compliance And Tools Kosta Koeman Software Engineer Intel Architecture Labs Intel.
William Stallings Data and Computer Communications 7th Edition
Protocol Layer Bottom-up view of the USB protocol Bottom-up view of the USB protocol –Byte/Bit Ordering –SYNC Field –Packet Field Formats PID Field PID.
Universal Serial Bus Grant Heileman. The History of USB In 1994 a collaborative effort to design a standard for peripheral devices was made between Compaq,
October 10, USB 2.0 Host Controllers (EHCI Specification) John S. Howard Intel Corporation.
May 17, USB 2.0 Hub Details John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation.
ITEC 352 Lecture 33 USB (2). Review Intro to USB –History –Rationale –Competitors –Serial versus parallel –Topology.
May 16, Data Transfer & Framework John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation.
1 USB 2.0 Specification  General Description  From where we could begin the work  What would be valid to do?  Main doubts  What is OTG (On the Go)
1 USB 2.0 Specification  General Description  What is OTG (On the Go)  From where we could begin the work  What would be valid to do?
1 K. Salah Module 4.0: Network Components Repeater Hub NIC Bridges Switches Routers VLANs.
1 COMP541 Interrupts, DMA, Serial I/O Montek Singh April 24, 2007.
Anush Rengarajan Feng Zheng Thomas Madaelil
USB 2.0 INTRODUCTION NTUT CSIE 學 生:許家豪 指導教授:柯開維教授.
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
Serial Interfaces. Bit serial bus New generation of busses Uses bit-serial, differential drive technology Uses on-line device drivers (Hot-plug technology)
May 17, Design Option Trade-Offs w Transceiver Design - Dr. Zong Liang Wu, Philips.
USB Josh Rickmar John Marcoux. Topics Purpose and Goals History Bus Design Power Differential Signaling Connectors Changes in USB 3.0.
May 16, USB 2.0 Hub Additions John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation.
Mahesh Wagh Intel Corporation Member, PCIe Protocol Workgroup.
May 17, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Steve McGowan - Intel Corporation Clarence.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
October 10, Split Transaction Budgeting Algorithm John Garney Working Group Chair: Hub Intel Corporation John Garney Working Group Chair: Hub.
May 16, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
May 9, USB 2.0 High Bandwidth Peripheral Design Challenges Robert Shaw Cypress Semiconductor Robert Shaw Cypress Semiconductor
May 8, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
May 17, USB2.0 Host Controller John S. Howard Staff Engineer Intel Architecture Labs Intel Corporation.
USB host for web camera connection
Introduction to IT and Communications Technology Justin Champion Network Connections & Number Systems.
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Introduction to USB Development. USB Development Introduction Technical Overview USB in Embedded Systems Recent Developments Extensions to USB USB as.
Introduction to USB © 2010 Renesas Electronics America Inc. All rights reserved.
October 10, USB 2.0 Hub Additions John Garney Chair Hub Working Group Intel Corporation John Garney Chair Hub Working Group Intel Corporation.
ECE 371 – UNIT 20 Universal Serial Bus (USB). References 1. Universal Serial Bus Specification, Revision 2.0. This specification is available on the World.
May 8, USB 2.0 Electrical Overview Jon Lueker Intel Corporation.
USB 2.0 Spec. Chapter4 Architectural Overview Chapter5 USB Data Flow Model.
The University of New Hampshire InterOperability Laboratory Introduction To PCIe Express © 2011 University of New Hampshire.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
Chapter 6 – Connectivity Devices
BR 6/001 Universal Serial Bus Universal Serial Bus is a new synchronous serial protocol for low to medium speed data transmission Full speed signaling.
May 8, USB High Speed Compliance Program Overview Dan Froelich Intel Corporation.
May 8, USB 2.0 Hub Repeater Jon Lueker Intel Corporation.
May 16, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
Cisco 3 - Switching Perrine. J Page 16/4/2016 Chapter 4 Switches The performance of shared-medium Ethernet is affected by several factors: data frame broadcast.
May 16, USB 2.0 Signal Protocols Jon Lueker Intel Corporation.
October 10, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
October 10, USB 2.0 Compliance Program Overview Dan Froelich Intel.
May 16, High Speed Protocol Additions John Garney USB2.0 Hub Working Group Chair Intel Corporation John Garney USB2.0 Hub Working Group Chair.
Intel Open Source Technology Center Lu Baolu 2015/09
Data and Computer Communications Data Link Control Protocols.
Status and Plans for Xilinx Development
Connectors, Repeaters, Hubs, Bridges, Switches, Routers, NIC’s
Network Devices Repeaters, hubs, bridges, switches, routers, NIC’s.
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
USB PHYISICAL LAYER PROTOCOL ENGINE LAYER APPLICATION LAYER
Click to edit Master subtitle style
Hubs Hubs are essentially physical-layer repeaters:
Configuring EtherChannels and Switch Troubleshooting
Universal Serial Bus Specification 1.0
NS Training Hardware.
USB- Universal Serial Bus
Embedding USB technology Limitations, challenges and compliance
USB : Universal Serial Bus
Chapter 13: I/O Systems.
Connectors, Repeaters, Hubs, Bridges, Switches, Routers, NIC’s
Presentation transcript:

October 10, 20001

2 USB 2.0 Hub Testing Dan Froelich Intel

October 10, Agenda w USB 2.0 Hub Overview w Electrical and Chapter 11 Test Additions w High Speed Repeater Testing w Test Hardware Requirements w Transaction Translator Testing – Full Speed and Low Speed Compliance Devices – Functional Testing – Protocol Testing – Non-Periodic Buffer Affinity – Periodic Microframe Scheduling

October 10, Hub Overview – Architecture w Unchanged From 1.1 Hubs (Except HS Signaling) – HS & FS/LS Repeaters, Determined by Upstream Facing Link – Hub Controller w Minor changes from classic hub: – Hub state machine (HS Detect, HS Termination Transitions, Test Mode) w New Hub Functional Units: – Transaction Translator – Port Routing logic HS/Classic Hub Controller ControllerTransactionTranslator (1 or N) TransactionTranslator Full/LowSpeed High Speed Only..... HS/Classic Hub State Machine Machine Routing Logic Port HS/Classic Hub Repeater Repeater

October 10, Routing Logic Routing Logic TransactionTranslatorTransactionTranslator Full/LowSpeed High Speed Only Port Repeater, Controller,... Port Hub Overview – New Pieces w Port Routing Logic – Controllable Electrical Connection Between: u Full/Low (Transaction Translator), or u High-Speed (Repeater) – Route Done Once Per Device Reset w Transaction Translator – Major addition for USB 2.0 – Uses Split Transaction Protocol.....

October 10, Transaction Translator w What is a Transaction Translator? – Component of the hub that handles data transfers to/from full and low speed downstream devices w When is it Used? – Active when hub is configured at high speed and full and/or low speed devices connected downstream u Buffers data transfers u Finite space u 2 kind of Buffers - Periodic and Non-Periodic u 1 TT per hub OR 1 TT per port

October 10, Transaction Translator Hub Components HS Device Device LSDevice Port MHz 12 MHz 1.5 MHz Port 2 Port N FSDevice HubRepeaterHubRepeater Routing Logic HubControllerHubController Hub State Machines Machines High speed connection TT 1 TT 2 TT N

October 10, Hub Overview – Transaction Translator w Bulk/Control – 2 or More Buffers - 1 Per Transfer – Uses USB Flow Control – PING not used w Interrupt/Isochronous – Scheduled Transaction Pipeline – Separate Buffer From Bulk/Control – Separate SS and CS FIFOs Transaction Translator Bulk & Control Bulk & Control Interrupt & Isochronous Interrupt & Isochronous

October 10, Electrical and Chapter 11 Test Additions Review w Electrical (New Test Fixture) – HS Signal Quality – TDR – Receiver Sensitivity – J and K Voltage Levels w Chapter 11 Additions – TT Command Support – Port Indicator Manual Mode Support – New Status Bits See Compliance Overview Presentation For Details

October 10, High Speed Repeater Electrical Testing w Packet Connectivity – Sync Truncation (4 bits) – EOP Dribble w Repeater Path – Jitter – Latency w Noise Filtering – RWU Filter – SORP Filter w EOF1 and EOF2 Rules w End of Resume Generation Routing Logic Routing Logic TransactionTranslatorTransactionTranslator Full/LowSpeed High Speed Only Port Repeater, Controller,... Port

October 10, Example – Testing Sync Truncation and EOP Dribble w Put Hub Port in Test_Force_Enable w Test SW Generates Downstream Traffic w Capture Pre/Post Hub Signals w Analyze Data to Test Sync Truncation and EOP Dribble Test Mode SW Oscilloscope Hub Under Test Breakout Board

October 10, Example - Testing Latency w Put Hub Port in Test_Force_Enable w Test SW Generates Downstream Traffic w Capture Pre/Post Hub Signals w Analyze Data to Test Latency – Start of Sync Reference Test Mode SWOscilloscope Hub Under Test Breakout Board

October 10, TT Testing – Overview Type Functional Protocol Implementation Number of Buffers Buffer Affinity Buffer Size SS Microframe Arrival Abort Rules TT Testing Periodic Non Periodic Combination Control And Bulk Loopback Data Integrity Enumeration Isoch and Interrupt Loopback Data Integrity Drop Rate Speed Combinations Multiple Transfer Type Multiple Endpoints StallTimeoutNakStallTimeoutNak

October 10, TT Testing – Compliance Devices w Basic Functionality – Full Speed – Low Speed – All Transfer Types – Multiple Endpoints w Protocol Level Control – Produce All Possible Device Responses – Allows Testing of Corner Cases, Buffer Affinity, etc. w Defined Device Interface – Allow Any Capable PDK/Device to Be Used

October 10, Functional Testing Example – Bulk w Set Device In Loopback Mode w Send Out Data Transfer w Read In Data Transfer w Compare Data w Repeat For Multiple Iterations w Repeat for Different Data Sizes – 8,16,32,64 w Repeat for Multiple EndPoints – Test all TT Buffer Space HostHostDeviceDevice TTTT SS CS SSCS Data Ack Data In

October 10, Protocol Testing Example – Bulk Out w Device Actions – Device Naks – Device Stalls – Device Transmits Corrupt Data – Device Doesn’t Respond u First TT Attempt u 3 or more Attempts w Tradeoffs – Device Complexity vs. Thorough Coverage TTTT DeviceDevice HostHost SSOutData0Ack Out Data0 NakAck Or Stall NakAckStallNothing Bad CRC

October 10, Implementation Testing Example – Buffer Affinity Rules w Buffer Affinity Rules – Control Endpoints - One Transfer Buffered At a Time – Bulk Enpoints - Same Rule - But Direction Matters – Same Buffer Reused For Transaction For Same Endpoint w Why Do Rules Matter? – Drivers Use Only One TD List Per Endpoint – Error Cases Can Produce Similar Behavior w How Do You Determine If Rules Are Correct? – Can’t Control SS and CS Separately (Handled in Hardware) – No Specific SW Level Behavior Difference

October 10, Buffer Affinity – Correct Operation TTTT DeviceDevice HostHost SSSSOutOutData0Data0AckAck OutData0 SSSSOutOutData0Data0AckAck Ack CSCSAckAck Buf A Buf B Buf A Buf B OldOldPendingReady/Ack SS Ack 3 Old/Ack 3 CS OneTransactionBuffered 2

October 10, Buffer Affinity – Incorrect Operation TTTT DeviceDevice HostHost SSSSOutOutData0Data0AckAck Out Data0 SSOutData0Ack Ack CS Ack or Nak Buf A Buf B Buf A Buf B Old OldPendingReady/Ack SS Ack 3 Old/Ack 3 CS TwoTransactionsBuffered Out Data0 Nak 45 PendingReady/Nak SS 25 Ack Old/Nak 3 CS Could See Either - Even For Subsequent CS

October 10, Buffer Affinity – Testing The Behavior w Simulating An Ack Smash (Two SS Same Transaction) – Need to Ensure Both SS Reach TT Before First CS – Example Solution Async Queue Head Bulk Out siTD Dummy TD w Difference In Behavior Is On Device Side – Tell Device To Count Transactions – 1 = Correct, 2 = Incorrect Poll On Status On Do Complete Reset To Do Start Correct Pointer

October 10, Microframe Scheduling Rules Y0Y0Y0Y0 Y1Y1Y1Y1 Y2Y2Y2Y2 Y3Y3Y3Y3 Y4Y4Y4Y4 Y5Y5Y5Y5 Y6Y6Y6Y6 Y7Y7Y7Y7 HS Start-Splits w All Allowed HS Start Split Arrivals w Abort Cases - Eof, X+4 w Free Cases - Eof (Except Y7), X+4

October 10, Hub Testing – Summary w Hub Testing Areas – HS Repeater Testing – Electrical Testing – Chapter 11 Command Additions (USBCheck) – Transaction Translator w Transaction Translator - Most Important Test Area – Functional Testing For all Transfers – Protocol Testing Through All Device Behaviors – Buffer Affinity – Microframe Scheduling Cases

October 10, Questions?