Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.

Slides:



Advertisements
Similar presentations
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Advertisements

Boolean Algebra and Reduction Techniques
Gate-Level Minimization
Logic Gate Level Part 2. Constructing Boolean expression from truth table First method: write nonparenthesized OR of ANDs Each AND is a 1 in the result.
MULTI-LEVEL GATE NETWORKS
CS 151 Digital Systems Design Lecture 11 NAND and XOR Implementations.
ENGIN112 L11: NAND and XOR Implementation September 26, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 11 NAND and XOR Implementations.
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.
ECE 331 – Digital System Design Multi-level Logic Circuits and NAND-NAND and NOR-NOR Circuits (Lecture #8) The slides included herein were taken from the.
Unit 8 Combinational Circuit Design and Simulation Using Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science.
Unit 8 Combinational Circuit Design and Simulation Using Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science.
©2010 Cengage Learning SLIDES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES This chapter in the book includes: Objectives Study Guide 7.1Multi-Level.
2.7 NAND and NOR logic networks
Digital Logic Design Adil Waheed. BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION AND gate F = A.B OR gate F = A + B NOT gate F = A NAND gate F = A.B NOR gate.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Experiment 2 Questions 1. There are two methods that can be used to generate a complement function using a 2-input NAND gate. Draw a diagram detailing.
Overview of Chapter 3 °K-maps: an alternate approach to representing Boolean functions °K-map representation can be used to minimize Boolean functions.
KU College of Engineering Elec 204: Digital Systems Design
ECE 331 – Digital System Design
ECE 331 – Digital System Design NAND and NOR Circuits, Multi-level Logic Circuits, and Multiple-output Logic Circuits (Lecture #9) The slides included.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
October 29, 2015 EASTERN MEDITERRANEAN UNIVERSITY1 Digital Logic Design I Gate-Level Minimization Mustafa Kemal Uyguroğlu.
Unit 7 Multi-Level Gate Circuits Nand and Nor Gates Fundamentals of Logic Design Roth and Kinny.
LOGIC CIRCUIT IMPLEMENTATION
Logic Design CS221 1 st Term Logic-Circuit Implementation Cairo University Faculty of Computers and Information.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions
ETE 204 – Digital Electronics
Chapter 3 Gate-level Minimization. 3-7 NAND and NOR Implementation Digital circuits are frequently constructed with NAND or NOR gates rather than with.
Multi-Level Gate Networks NAND and NOR Gates
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
CS 1110 Digital Logic Design
ECE 3110: Introduction to Digital Systems Combinational-Circuit Synthesis.
Implementation of SOP/POS Expressions
CS 121 Digital Logic Design Gate-Level Minimization Chapter 3.
Lecture 09 NAND and XOR Implementations. Overview °Developing NAND circuits °Two-level implementations Convert from AND/OR to NAND (again!) °Multi-level.
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 5 © 2008 Pearson Education.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Pp244 In Sum-of-Products (SOP) form, basic.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
Boolean Algebra and Reduction Techniques
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Experiment 2 Questions 1. There are two methods that can be used on generate a complement function using a 2-input NAND gate. Draw a diagram detailing.
CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits
Module 7.  In Module 3 we have learned about NAND gate – it is a combination of AND operation followed by NOT operation  Symbol A. B = Y  Logic Gate.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
1 CS 352 Introduction to Logic Design Lecture 4 Ahmed Ezzat Multi-level Gate Circuits and Combinational Circuit Design Ch-7 + Ch-8.
Lecture 07 Digital logic By Amr Al-Awamry. 4 variables K-Map.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
SLIDES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES
Lecture 7 Multi-Level Gate Networks
MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
Digital Fundamentals Floyd Chapter 5 Tenth Edition
ECE 331 – Digital System Design
Digital Fundamentals Floyd Chapter 5 Tenth Edition
CH7 Multilevel Gate Network
CSE 370 – Winter Combinational Implementation - 1
EECS150 - Digital Design Lecture 7 - Boolean Algebra II
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Chapter 5 Combinational Logic Analysis
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Combinational Logic Circuit
Presentation transcript:

Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh University

22004/03/04Fundamentals of Logic Design Objectives Design a minimal two-level or multi-level circuit of AND and OR gates to realize a given function. Design or analyze a two-level gate circuit using any one of the eight basic forms. Design or analyze a multi-level NAND- gate or NOR-gate circuit.

32004/03/04Fundamentals of Logic Design Objectives Convert circuits of AND and OR gates to circuits of NAND gates or NOR gates, and conversely, by adding or deleting inversion bubbles. Design a minimal two-level, multiple- output AND-OR, OR-AND, NAND-NAND, or NAND-NOR circuit using Karnaugh maps.

42004/03/04Fundamentals of Logic Design Outline 7.1 Multi-Level Gate Circuits 7.2NAND and NOR Gates 7.3Design of Two-Level Circuits Using NAND and NOR Gates 7.4Design of Multi-Level NAND and NOR Gate Circuits 7.5Circuit Conversion Using Alternative Gate Symbols 7.6Design of Two-Level, Multiple-Output Circuits 7.7Multiple-Output NAND and NOR Circuits

52004/03/04Fundamentals of Logic Design Outline 7.1 Multi-Level Gate Circuits 7.2NAND and NOR Gates 7.3Design of Two-Level Circuits Using NAND and NOR Gates 7.4Design of Multi-Level NAND and NOR Gate Circuits 7.5Circuit Conversion Using Alternative Gate Symbols 7.6Design of Two-Level, Multiple-Output Circuits 7.7Multiple-Output NAND and NOR Circuits

62004/03/04Fundamentals of Logic Design 7.2 NAND and NOR Gates NAND and NOR gates are frequently used Faster Faster Fewer components required (in comparison with AND or OR gates) Fewer components required (in comparison with AND or OR gates) Important Concept Any logic function can be implemented using Any logic function can be implemented using Only NAND gates or Only NOR gates

72004/03/04Fundamentals of Logic Design NAND Gate

82004/03/04Fundamentals of Logic Design NOR Gate

92004/03/04Fundamentals of Logic Design Functionally Complete A set of logic operations is said to be functionally complete if any Boolean functions can be expressed in terms of this set of operations. AND, OR, and NOT is functionally complete Any function can be expressed in the sum-of-products form Any function can be expressed in the sum-of-products form

102004/03/04Fundamentals of Logic Design AND and NOT Functionally complete OR can be realized using AND and NOT OR can be realized using AND and NOT

112004/03/04Fundamentals of Logic Design OR and NOT Exercise Can AND be realized using OR and NOT? Can AND be realized using OR and NOT?

122004/03/04Fundamentals of Logic Design NAND Functionally complete NOT, AND, and OR can be realized using NAND NOT, AND, and OR can be realized using NAND

132004/03/04Fundamentals of Logic Design NOR Functionally complete NOT, AND, and OR can be realized using NOR NOT, AND, and OR can be realized using NORExercise Try to draw the NOR gate realization of NOT, AND, and OR Try to draw the NOR gate realization of NOT, AND, and OR

142004/03/04Fundamentals of Logic Design Summary Functionally complete AND, OR, and NOT AND, OR, and NOT AND and NOT AND and NOT OR and NOT OR and NOT NAND NAND NOR NOR

152004/03/04Fundamentals of Logic Design Outline 7.1 Multi-Level Gate Circuits 7.2NAND and NOR Gates 7.3Design of Two-Level Circuits Using NAND and NOR Gates 7.4Design of Multi-Level NAND and NOR Gate Circuits 7.5Circuit Conversion Using Alternative Gate Symbols 7.6Design of Two-Level, Multiple-Output Circuits 7.7Multiple-Output NAND and NOR Circuits

162004/03/04Fundamentals of Logic Design 7.3 Design of Two-Level Circuits Using NAND and NOR Gates A two-level circuit of AND and OR gates is easily converted to a circuit composed of NAND or NOR gates. F = (F’)’ F = (F’)’ DeMorgan’s laws (X 1 +X 2 +…+X n )’ = X 1 ’X 2 ’…X n ’ (X 1 X 2 …X n )’ = X 1 ’+X 2 ’+…+X n ’ DeMorgan’s laws (X 1 +X 2 +…+X n )’ = X 1 ’X 2 ’…X n ’ (X 1 X 2 …X n )’ = X 1 ’+X 2 ’+…+X n ’

172004/03/04Fundamentals of Logic Design Conversions (I) A minimum sum-of-products F = A + BC’ + B’CD = [(A + BC’ + B’CD)’]’ = [A’ · (BC’)’ · (B’CD)’]’ = [A’ · (B’+C) · (B+C’+D’)]’ = A + (B’+C)’ + (B+C’+D’)’ AND-OR NAND-NAND OR-NAND NOR-OR

182004/03/04Fundamentals of Logic Design Eight Basic Forms (I)

192004/03/04Fundamentals of Logic Design Conversions (II) F = A + (B’+C)’ + (B+C’+D’)’ = { [A + (B’+C)’ + (B+C’+D’)’]’ }’ NOR-NOR-INVERT

202004/03/04Fundamentals of Logic Design Conversions (III) A minimum product-of-sums F = (A+B+C)(A+B’+C’)(A+C’+D) = { [(A+B+C)(A+B’+C’)(A+C’+D)]’ }’ = [ (A+B+C)’ + (A+B’+C’)’ + (A+C’+D)’ ]’ = (A’B’C’ + A’BC + A’CD’)’ = (A’B’C’)’ · (A’BC)’ · (A’CD’)’ OR-AND NOR-NOR AND-NOR NAND-AND

212004/03/04Fundamentals of Logic Design Eight Basic Forms (II)

222004/03/04Fundamentals of Logic Design NAND-NOR Gates Readily available in integrated circuit form Faster Faster Fewer components required Fewer components required Two commonly used circuit forms NAND-NAND NAND-NAND NOR-NOR NOR-NOR

232004/03/04Fundamentals of Logic Design NAND-NAND Circuit Procedure for designing a minimum two- level NAND-NAND circuit Find a minimum sum-of-products expression of F Find a minimum sum-of-products expression of F Draw the corresponding two-level AND-OR circuit Draw the corresponding two-level AND-OR circuit Replace all gates with NAND gates leaving the gate interconnections unchanged. If the output gate has any signal literals as inputs, complement these literals. Replace all gates with NAND gates leaving the gate interconnections unchanged. If the output gate has any signal literals as inputs, complement these literals.

242004/03/04Fundamentals of Logic Design NAND-NAND Circuit In general, F is a sum of literals (l 1, l 2,…) and product forms (P 1, P 2, …): F = l 1 + l 2 + … + P 1 + P 2 + … After applying DeMorgan’s law, F = (l 1 ’ l 2 ’ … P 1 ’ P 2 ’)’

252004/03/04Fundamentals of Logic Design NAND-NAND Circuit

262004/03/04Fundamentals of Logic Design NOR-NOR Circuit Procedure for designing a minimum two- level NOR-NOR circuit Find a minimum product-of-sums expression of F Find a minimum product-of-sums expression of F Draw the corresponding two-level OR-AND circuit Draw the corresponding two-level OR-AND circuit Replace all gates with NOR gates leaving the gate interconnections unchanged. If the output gate has any signal literals as inputs, complement these literals. Replace all gates with NOR gates leaving the gate interconnections unchanged. If the output gate has any signal literals as inputs, complement these literals.