Chungbuk National University Software Engineering Lab.

Slides:



Advertisements
Similar presentations
Florida State UniversityCOP5570 – Advanced Unix Programming IPC mechanisms Pipes Sockets System V IPC –Message Queues –Semaphores –Shared Memory.
Advertisements

Embedded System, A Brief Introduction
Tuning of Loop Cache Architectures to Programs in Embedded System Design Susan Cotterell and Frank Vahid Department of Computer Science and Engineering.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Development of Parallel Simulator for Wireless WCDMA Network Hong Zhang Communication lab of HUT.
MotoHawk Training Model-Based Design of Embedded Systems.
LOGO HW/SW Co-Verification -- Mentor Graphics® Seamless CVE By: Getao Liang March, 2006.
Snick  snack A Working Computer Slides based on work by Bob Woodham and others.
Application of Binary Translation to Java Reconfigurable Architectures Antonio Carlos S. Beck Filho Luigi Carro Instituto.
Representing programs Goals. Representing programs Primary goals –analysis is easy and effective just a few cases to handle directly link related things.
Partial Automation of an Integration Reverse Engineering Environment of Binary Code Author : Cristina Cifuentes Reverse Engineering, 1996., Proceedings.
Chapter 18 Testing Conventional Applications
© 2008 IBM Corporation Behavioral Models for Software Development Andrei Kirshin, Dolev Dotan, Alan Hartman January 2008.
1.3 Executing Programs. How is Computer Code Transformed into an Executable? Interpreters Compilers Hybrid systems.
Chapter 1: Introduction to Visual Basic.NET: Background and Perspective Visual Basic.NET Programming: From Problem Analysis to Program Design.
By Mihir Joshi Nikhil Dixit Limaye Pallavi Bhide Payal Godse.
1 Layers of Computer Science, ISA and uArch Alexander Titov 20 September 2014.
Smith’s Aerospace © P. Bailey & K. Vander Linden, 2005 Architecture: Component and Deployment Diagrams Patrick Bailey Keith Vander Linden Calvin College.
Xactium xDSLs Run Models Not Code Tony Clark
An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.
UPC/SHMEM PAT High-level Design v.1.1 Hung-Hsun Su UPC Group, HCS lab 6/21/2005.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
IT253: Computer Organization Lecture 4: Instruction Set Architecture Tonga Institute of Higher Education.
1 Abstracting the Content of System Call Traces Waseem Fadel Abdelwahab Hamou-Lhadj Department of Electrical and Computer Engineering Concordia University.
1 MDWE'2008, Toulouse, France, September 30, 2008 A Comparative Analysis of Transformation Engines for User Interface Development Juan Manuel González.
Roopa.T PESIT, Bangalore. Source and Credits Dalvik VM, Dan Bornstein Google IO 2008 The Dalvik virtual machine Architecture by David Ehringer.
Copyright © 2007 Addison-Wesley. All rights reserved.1-1 Reasons for Studying Concepts of Programming Languages Increased ability to express ideas Improved.
2013/01/14 Yun-Chung Yang Energy-Efficient Trace Reuse Cache for Embedded Processors Yi-Ying Tsai and Chung-Ho Chen 2010 IEEE Transactions On Very Large.
SimArch: Work in Progress Multimedia Teaching Tool Faculty of Electronic Engineering University of Nis Serbia.
A Decompression Architecture for Low Power Embedded Systems Lekatsas, H.; Henkel, J.; Wolf, W.; Computer Design, Proceedings International.
Selected Topics in Software Engineering - Distributed Software Development.
Generic API Test tool By Moshe Sapir Almog Masika.
Coverage Criteria for Testing of Object Interactions in Sequence Diagrams Atanas (Nasko) Rountev Scott Kagan Jason Sawin Ohio State University.
Performance evaluation of component-based software systems Seminar of Component Engineering course Rofideh hadighi 7 Jan 2010.
1 Instruction Set Architecture (ISA) Alexander Titov 10/20/2012.
Compilers for Embedded Systems Ram, Vasanth, and VJ Instructor : Dr. Edwin Sha Synthesis and Optimization of High-Performance Systems.
Frameworks CompSci 230 S Software Construction.
MODUS Project FP7- SME – , Eclipse Conference Toulouse, May 6 th 2013 Page 1 MODUS Project FP Methodology and Supporting Toolset Advancing.
BridgePoint Integration John Wolfe / Robert Day Accelerated Technology.
QCAdesigner – CUDA HPPS project
Core Java Introduction Byju Veedu Ness Technologies httpdownload.oracle.com/javase/tutorial/getStarted/intro/definition.html.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
Transmeta’s New Processor Another way to design CPU By Wu Cheng
Gedae, Inc. Gedae: Auto Coding to a Virtual Machine Authors: William I. Lundgren, Kerry B. Barnes, James W. Steed HPEC 2004.
Advanced UNIX IPC Facilities After Haviland, et al.’s book.
High Performance, Low Power Reconfigurable Processor for Embedded Systems Farhad Mehdipour, Hamid Noori, Koji Inoue, Kazuaki Murakami Kyushu University,
University of Michigan Electrical Engineering and Computer Science 1 Compiler-directed Synthesis of Multifunction Loop Accelerators Kevin Fan, Manjunath.
® IBM Software Group © 2009 IBM Corporation Essentials of Modeling with IBM Rational Software Architect, V7.5 Module 18: Applying Patterns and Transformations.
© HU-IWI 2006 · Holger Ziekow Stream Processing in Networks of Smart Devices Institute of Information Systems Humboldt University of Berlin, Germany Holger.
Approximate Computing on FPGA using Neural Acceleration Presented By: Mikkel Nielsen, Nirvedh Meshram, Shashank Gupta, Kenneth Siu.
High Performance Flexible DSP Infrastructure Based on MPI and VSIPL 7th Annual Workshop on High Performance Embedded Computing MIT Lincoln Laboratory
The PUMA project 29 June 2004 Toqeer A Israr page 1 Transformation of Scenarios represented in UML 2.0 Sequence Diagrams to CSM Toqeer A Israr Carleton.
1 of 14 Lab 2: Design-Space Exploration with MPARM.
The Effect of Data-Reuse Transformations on Multimedia Applications for Application Specific Processors N. Vassiliadis, A. Chormoviti, N. Kavvadias, S.
© Dr. A. Williams, Fall Present Software Quality Assurance – Clover Lab 1 Tutorial / lab 2: Code instrumentation Goals of this session: 1.Create.
Fast Energy Evaluation of Embedded Applications for Many-core Systems Felipe Rosa, Luciano Ost, Thiago Raupp, Fernando Moraes, Ricardo Reis.
Review A program is… a set of instructions that tell a computer what to do. Programs can also be called… software. Hardware refers to… the physical components.
© 2009 Artisan Software Tools. All rights reserved. Testing Solutions with UML/SysML Andrew Stuart, Matthew Hause.
Sung-Dong Kim, Dept. of Computer Engineering, Hansung University Java - Introduction.
System-on-Chip Design Homework Solutions
Introduction to SimpleScalar
Improving Program Efficiency by Packing Instructions Into Registers
Behavioral Models for Software Development
Lesson Objectives Aims Key Words Compiler, interpreter, assembler
Tomorrow’s Energy Today
Operating Systems: A Modern Perspective, Chapter 6
Mark McKelvin EE249 Embedded System Design December 03, 2002
Loop-Level Parallelism
Computer Systems An Introducton.
IoT Modelling Framework and Papyrus Shuai Li, CEA
Presentation transcript:

Chungbuk National University Software Engineering Lab.

2 Introduction UML Model-Based Energy Estimation Experiment Conclusion

Importance of Power Analysis In portable embedded system 3 There are limitations of resources such as Memory, CPU, Battery, etc Specially, these systems are operated with limited energy source (a battery) The necessity of the research for low power software is issued

Power analysis efficiency at abstraction levels [T. K. Tan, 2003] Advantages of model-based software power analysis Higher power saving Fast estimation time 4

Power Estimation of Embedded Software Our motivation Seamless process support in energy-efficient embedded software development Low feedback cost Fast estimation 5 Code-Based Power Estimation Model-Based Power EstimationRequirements SW Analysis / Design Implementation System Integration / Testing Target installation HW Configuration

Proposed Estimation Process 6 UML design models Transform UML models to CFG EBU detection Power consumption of the EBU Accumulation of the consumption Energy Library No more EBU in CFG Estimated energy consumption

7 DiagramsEBUs SD Message (send, receive), MessageSort (SynchCall, AsynchCall, Signal), InteractionOperator (alt, opt, loop, par) IOD Fork, Join (wait), Invocation (Create), InterruptableActivityRegion AL Bitwise Operator (+, -, *, /, %, =, etc.), Function Operator (read, write, malloc, etc.)

Building Energy Library (2/4) VI (Virtual Instruction) [Bammie, 2000] A set of generalized instructions Defined to estimate power consumption caused by a program execution 8 TypesInstructions VPI load, store, add, sub, call divide, call module, mult, compare, convertType, branch, bitNOT, bitAND, bitOR, bitXOR, bitShiftLeft, bitShiftRight VSF Process Managerfork(), waitpid(), wait(), signal() IPC msgsnd(), msgrcv(), msgget(), msgctl(), semget(), semctl(), semop(), pipe(), pipe open(), pipe write() File Systemfileopen(), fileclose(), fileread(), filewrite() Memory Managershmget(), shmat(), shmdt(), shmctl()

Building Energy Library (3/4) Some of energy profiling for the VI 9 VPITypeEnergy(nJ)VSFParametersMacro-model (nJ) load char14.1fork() short28.1waitpid() int13.0wait() float13.0signal() double13.7File open() store char13.2File close() short26.4File read()χ bytes5.1χ int12.5File write()χ bytes5.6χ float12.8shmget() double13.2shmat() c.f :

Building Energy Library (4/4) Mapping VIs into EBUs An EBU can be mapped with 1 or more VIs –read mapped with file read() –Sync mapped with store and branch 10 VPITypeEnergy(nJ) store char short int float double branchn/a VSFTypeEnergy(nJ) file readx bytes5.1x ………

Proposed Estimation Process (revisited) 11 UML design models Transform UML models to CFG EBU detection Power consumption of the EBU Accumulation of the consumption Energy Library No more EBU in CFG Estimated energy consumption

Transform UML Model to Control Flow Graph (1/2) The reasons of transformation CFG has strong expressiveness for behavioral sequence of software function Using CFG is easier to identify power consuming factors than UML models directly 12 Transform :P:Q:R m1 m2 m3 sd A n1n2 n3n4 n5n6 CFG al1 n23

Transform UML Model to Control Flow Graph (2/2) A node structure of CFG 13

EBU Detection 14

Power Consumption of EBU If detected an EBU, the simulator calculates energy consumption of the EBU by using the energy values of mapped VIs from energy library Total Energy Consumption Total energy of model TEC is 15

Issues of our experiment How about accuracy How much speed-up How to apply this technique Environments 16 ESUML-EA Power analysis tool we developed with Java Eclipse 3.2 EMF, GEF, and RCP are used plug-ins EMSIM 2.0 Code-based power analysis tool developed by T. K. Tan It aims platform that configured with StrongArm on SA1100 architecture with Embedded Linux

Accuracy of model-based analysis (1/2) UML sequence diagram for Huffman Encoding 17

Accuracy of model-based analysis (2/2) App. 1 : Data retrieval App. 2 : Shortest path selection App. 3 : Image translation App. 4 : Encoding (Huffman code) 18 Target M odule Input Data (Bytes) Estimated Energy Consumption (nJ) Deviation (% ) Code-basedModel-based App App App App

Elapsed time for analysis (1/2) Comparison of the elapsed time for 4 applications 19

Elapsed time for analysis (2/2) Comparison of the elapsed time by data size in App. 4 20

Application of model-based analysis result Results are provided by unit of diagrams or objects Therefore, We could identify which diagram or object consumes a lot of power from the report 21

Proposed model-based power consumption analysis technique Power analysis by CFG generation from UML design models EBU elicitation from UML models Energy Library for those EBUs Benefits Early feedback Fast estimation Seamless process support in energy-efficient embedded software development Future work Power consumption analysis for MPSoC architecture using current proposed technique 22

23