Application of SpaceCube in a Space Flight System Dave Petrick NASA/GSFC Code 587 9/1/2009 1 MAPLD 2009 - Session A Note: This is the HANDOUT version of.

Slides:



Advertisements
Similar presentations
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Advertisements

Sana Rezgui 1, Jeffrey George 2, Gary Swift 3, Kevin Somervill 4, Carl Carmichael 1 and Gregory Allen 3, SEU Mitigation of a Soft Embedded Processor in.
Scrubbing Approaches for Kintex-7 FPGAs
HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.
1 Fault Tolerant FPGA Co-processing Toolkit Oral defense in partial fulfillment of the requirements for the degree of Master of Science 2006 Oral defense.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
Application of SpaceCube in a Space Flight System Dave Petrick NASA/GSFC 9/1/ MAPLD Session A.
Micro-RDC Microelectronics Research Development Corporation A Programmable Scrubber for FPGAs ACKNOWLEDGMENT OF SUPPORT: This material is based upon work.
International Workshop on Satellite Based Traffic Measurement Berlin, Germany September 9th and 10th 2002 TECHNISCHE UNIVERSITÄT DRESDEN Onboard Computer.
Students:Guy Derry Gil Wiechman Instructor:Isaschar Walter In cooperation with MOD Winter-Spring 2003 Students:Guy Derry Gil Wiechman Instructor:Isaschar.
Steven Koelmeyer BDS(hons)1 Reconfigurable Hardware for use in Ad Hoc Sensor Networks Supervisors Charles Greif Nandita Bhattacharjee.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel September 8, 2005.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Configurable System-on-Chip: Xilinx EDK
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Solid State Storage System for the International Space Station
COMM Subgroup Tomo Sugano (Primarily served as COMM personnel) Tasks –Started out by helping Relative Orbit team with differential delta-V requirement.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
FreeBSD/arm on the Atmel AT91RM9200 Warner Losh Timing Solutions, Inc BSDcan 2006 May 12, 2006 Experiences.
Fault Tolerant Techniques for System on a Chip Devices Matthew French and J.P. Walters University of Southern California’s Information Sciences Institute.
Reconfigurable Hardware SpaceCube & Beyond by Gordon Seagrave Chief Architect and Inventor.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
National Aeronautics and Space Administration General ICD information for SDRs For consideration for EDS Development Sandra Johnson NASA Glenn.
MAPLD 2005 Anthony Lai, Radiation Tolerant Computer Design.
Feifarek 1 MAPLD 2005/A220 Jonathan F. Feifarek Timothy C. Gallagher Lockheed Martin Space Systems.
The Low Power Energy Aware Processing (LEAP) Embedded Networked Sensor System Dustin McIntire, Bernie Yip, Hing Kei Ho, Lawrence Au, Timothy Chow, and.
27-Apr-2009K. Sembach 1 Servicing Mission 4 - Revisited Ken Sembach STScI Hubble Project Scientist April 27, 2009.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
SpaceCube: Current Missions and Ongoing Platform Advancements Dave Petrick T. Flatley, A. Geist, D. Espinosa, G. Crum, M. Lin, J. Hosler, M. Buenfil, K.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
SpaceCube: Current Missions and Ongoing Platform Advancements Dave Petrick NASA/GSFC Code 587 9/3/2009 1MAPLD Session E NOTE: Handout Version.
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
NMP ST8 Dependable Multiprocessor Precis Presentation Dr. John R. Samson, Jr. Honeywell Defense & Space Systems U.S. Highway 19 North Clearwater,
J. Christiansen, CERN - EP/MIC
PetrickMAPLD05/P1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results David Petrick 1, Wesley Powell 1, Ken LaBel 1, James Howard 2.
PetrickMAPLD05/BOFL1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results Session L: Birds of a Feather David Petrick 1, Wesley Powell.
Original 8-slot Version – Chassis – 8-slots (6 available, 2 unused) – Modules & breakouts – Module order for 2012 (changed in 2012) – Slot.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
Section Number - 1 NASA’s Goddard Space Flight Center Communication Systems Jason A. Soloff NASA/GSFC Code 567 August 16-17, 2005.
DINO Peer Review 29 October 2015 Command and Data Handling Li, Michael Jayaraman, Vijay Bhatia, Vishal Winkelman, Martin.
RSC MAPLD 2005/130Hodson Robert F. Hodson 1, Kevin Somervill 1, John Williams 2, Neil Bergman 2, Rob Jones 3 1 NASA LaRC, 2 University of Queensland, 3.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
1 Aerospace Data Storage and Processing Systems SEAKR Engineering Proprietary Information SEAKR Engineering Inc. On-Board Processing SEAKR Engineering.
STS-125 Hubble Space Telescope(HST) Servicing Mission 4 (SM4) Overview Presented By: Jerry L. Ross October 6, 2009 Prague, Czech Republic 1.
High Performance Embedded Computing (HPEC) Workshop 23−25 September 2008 John Holland & Eliot Glaser Northrop Grumman Corporation P.O. Box 1693 Baltimore,
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
Wang-110 D/MAPLD SEU Mitigation Techniques for Xilinx Virtex-II Pro FPGA Mandy M. Wang JPL R&TD Mobility Avionics.
Reconfigurable Embedded Processor Peripherals Xilinx Aerospace and Defense Applications Brendan Bridgford Brandon Blodget.
29 May 2008 Exploration Technology Development Program’s Radiation Hardened Electronics for Space Environments (RHESE) Andrew S. Keys, James H. Adams,
Communication, Navigation, and Networking reConfigurable Testbed (CoNNeCT): An International Space Station National Lab Ann P. Over Project Manager NASA.
Flight Software Overview
Petrick_P2261 Virtex-II Pro SEE Test Methods and Results David Petrick 1, Wesley Powell 1, James Howard 2 1 NASA Goddard Space Flight Center, Greenbelt,
LaRC MAPLD 2005 / A208 Ng 1 Radiation Tolerant Intelligent Memory Stack (RTIMS) Tak-kwong Ng, Jeffrey Herath Electronics Systems Branch Systems Engineering.
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
Fault Tolerant LEON 3FT Processing Fault Tolerant LEON 3FT Processing Device and Circuit Boards Sam Stratton Aeroflex Colorado Springs
1 Space Test Program - Houston 4 Payload Overview POIWG, 26 Jul 2012.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
CFS Use at Goddard The Johns Hopkins University Applied Physics Laboratory core Flight Software System Workshop October 26, 2015 Alan Cudmore – NASA Goddard.
Cmod A7 Breadboardable Artix-7 FPGA Module
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
PAX River Competition UK Aerial Robotics Team University of Kentucky.
GPM Spacecraft Ethernet Study
ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department
Upset Susceptibility and Design Mitigation of
Self Introduction & Progress Report
<Your Team # > Your Team Name Here
Presentation transcript:

Application of SpaceCube in a Space Flight System Dave Petrick NASA/GSFC Code 587 9/1/ MAPLD Session A Note: This is the HANDOUT version of this presentation

SpaceCube Development Team Mike Lin Walt Bradley Dave Petrick Gordon Seagrave John Godfrey Beverly Settles Tracy Price Gary Crum Robin Ripley Dan Espinosa Alessandro Geist Dorian Seagrave Wayne Greenwood Frank Cepollina Tom Flatley Giri Nadendla Madhu Kadari Bo Naasz Will Clement Steve Queen John Vaneepoel Dwaine Molock Jane Marquart Dan Grogan Clara Hollenhorst Terecita Mayorga Varsha Patel Krystal Kennedy Miles Newman Jack Lorenz Quang Nguyen Matt Owens Pietro Sparacino Darryl Younger Richard Hicks Ed Hicks Steve Judy MAPLD Session A2 GSFC Radiation Group GSFC Parts Group Orbital Sciences Northrup Grumman Jackson and Tull Advanced Optical Systems SEAKR CRI

GSFC SpaceCube Small, light-weight, reconfigurable multi-processor platform for space flight applications demanding extreme processing capabilities Based on Xilinx Virtex 4 FX60 FPGAs, 2 per processor card Stackable architecture Flight Box Mechanical: 7.5-lbs, 5”x5”x7” Power: 37W (HST Application) 3 MAPLD Session A

SpaceCube Processor Card General: 4”x4” card, Back-to-Back FPGAs (x2), 7W typical power Memory: 1GB SDRAM, 1GB Flash, 16KB SRAM, 16KB PROM Interfaces: 20 bi-dir differential signals, JTAG Backplane:Power, 42 single-ended, 8 LVDM, 2 I2C, POR MAPLD Session A 4 Xilinx V4FX60 Xilinx V4FX60 Aeroflex UT6325 SDRAM 256MB SDRAM 512MB FLASH Stacking Connector (122 pin) Diff RX QuadRX SDRAM 256MB SDRAM Diff RX QuadRX 16K PROM 16KB SRAM LVDM Diff RX QuadTX Diff RX QuadTX QuadRX

SpaceCube Processor Card MAPLD Session A5 Top SideBottom Side

Hubble Servicing Mission 4 (STS-125) Relative Navigation Sensors (RNS) – HST Payload – Record images of HST during docking and release, in particular the Soft Capture Mechanism – Perform on-orbit position and attitude estimation (Pose) 6MAPLD Session A RNS SpaceCube: Main Avionics Box – Controlled 3 cameras, GPS, 960GB memory, telemetry module, shuttle Ku downlink – Hosted Linux, VxWorks, C&DH, Automatic Gain and Integration Control, 2 pose image processing algorithms, TMR’d self-configuration scrubber using ICAP – Recorded GPS/AGC/POSE flight logs to flash – Consisted of 2 processors, 2 low-voltage power cards, 2 digital control cards, 1 JPEG2000 compression card

Relative Navigation Sensors RNS originated from HST robotic service mission RNS Hardware – x1024 cameras – GPS Navigator – SpaceCube – Telemetry Module – Recorder (8 120GB hard drives) – Power Module – Ground Terminal RNS operations conducted from JSC Space Shuttle Mission Control Center, Houston TX MAPLD Session A7 FPGAs TOTAL: 28 Xilinx11 Actel11 Aeroflex6

RNS Hardware 8 STS-125 Payload BayRNS Avionics Panel MULE Carrier MAPLD Session A

9 On Orbit RNS Cameras Tough to see, but our cameras and SpaceCube are watching MAPLD Session A

SpaceCube Functional Block Diagram MAPLD Session A10

Xilinx FPGA Design(s) Heavy PowerPC usage Logic: MHz, Processor: 250MHz Used 3 of 4 Xilinxs at 60-80% resource utilization MAPLD Session A 11 PowerPC SDRAMBRAM Camera Core Edge Core Clock/Reset Manager FPU PLB FCB OPB 62.5-MHz USRT INTC Debug UART POSE UART Self-Scrubber (XTMR) High-Level Example Xilinx Design (POSE #1 FPGA on Processor Card 1)

MAPLD Session A 12 High Bay Testing MSFC Flight Robotics Lab Testing Simulation Testing Barrage of System Testing

Tracking Algorithms on SpaceCube 13 MAPLD Session A Flight ImageHardware Edge DetectionPPC Search for Features

Tracking Algorithms on SpaceCube MAPLD Session A14 RNS Tracking SolutionFlight Image Long Range Camera on RendezvousShort Range Camera on Deploy RNS Tracking SolutionFlight Image

RNS Results Summary SpaceCube enabled RNS to meet all objectives – Recorded 6 hours of camera and GPS data – Successfully tracked HST during rendezvous for 21 minutes and deploy for 15 minutes – Sent 100,000+ compressed images to ground SpaceCube powered for 60 hours (8 in SAA) – 2 configuration SEUs in SAA scrubbed out – 1 PowerPC SEE that watchdog repaired 15MAPLD Session A

HST Tracking MAPLD Session A16 RendezvousDeploy Note: This is the HANDOUT version of this presentation, actual version contains movies

What’s Next? Just completed raw imagery downloads at GSFC Looking for another flight for RNS hardware – Possible ISS flight for robotic demonstration – Hubble Robotic De-orbit Mission? Flight spare SpaceCube going to ISS (STS-129) – Serve as NASA test bed for radiation mitigation Building two new versions of SpaceCube – Covered in Session E presentation MAPLD Session A17

Questions? MAPLD Session A18 Note: This is the HANDOUT version of this presentation, actual version contains movie

Acronyms FPGA: Field Programmable Gate Array I2C: Inter-Integrated Circuit ICAP: Internal Configuration Access Port ISS: International Space Station LVDM: Low Voltage Differential Multi-drop MULE: Multi-Use Logistics Equipment POR: Power On Reset PPC: PowerPC SEE: Single Event Effect SEU: Single Event Upset TMR: Triple Module Redundancy MAPLD Session A19