® ChipScope ILA TM Xilinx and Agilent Technologies.

Slides:

Advertisements

Similar presentations

Advertisements

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.

Survey of Reconfigurable Logic Technologies

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.

Lecture 28 IEEE JTAG Boundary Scan Standard

Page 1 Simplifying MSO-based debug of designs with Xilinx FPGAs.

BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.

IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.

Real-Time Systems Design JTAG – testing and programming.

Configurable System-on-Chip: Xilinx EDK

TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.

SiliconAid Solutions, Inc. Confidential SAJE SiliconAid JTAG Environment Overview – Very Short.

Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.

הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.

CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.

v8.2 System Generator Audio Quick Start

FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.

FPGA Configuration Interfaces 1. After completing this presentation, you will able to: 2 Describe the purpose of each of the FPGA configuration pins Explain.

Scan and JTAG Principles1 Scan and JTAG Principles ARM Advanced RISC Machines.

The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.

Premduth Vidyanandan & Adrian Hernandez

Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January

Xilinx Programmable Logic Development Systems Foundation ISE version 3

XC9000 Series In-System Programming (ISP) and Manufacturing Flows Frank Toth February 20, 2000 ®

COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.

MICE III 68000/20/30 MICETEK International Inc. CPU MICEIII MICEView Examples Contents Part 1: An introduction to the MC68000,MC68020 and Part.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.

Highest Performance Programmable DSP Solution September 17, 2015.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.

Visual Basic for Applications The Datapump Board Jamieson Olsen.

1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.

Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.

Configuration Solutions Overview

Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.

J. Christiansen, CERN - EP/MIC

Sequential Arithmetic ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.

® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.

An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.

Xilinx Programmable Logic Development Systems Alliance Series version 3.

25 April 2000 SEESCOASEESCOA STWW - Programma Evaluation of on-chip debugging techniques Deliverable D5.1 Michiel Ronsse.

April 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 281 Lecture 28 IEEE JTAG Boundary Scan Standard n Motivation n Bed-of-nails tester n System view.

Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.

Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.

This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.

® Xilinx XC9500 CPLDs. ®  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.

Survey of Reconfigurable Logic Technologies

Lab Environment and Miniproject Assignment Spring 2009 ECE554 Digital Engineering Laboratory.

FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.

SYSTEM-LEVEL TEST TECHNIQUES INTRODUCTION In the 1970s, the in-circuit testing (ICT) method appeared. In the 1970s, the in-circuit testing (ICT) method.

Agilent DVS Restricted September 21, 2006 Agenda Xilinx Spartan-3E FPGA Demo Guide FPGA Functional Debug Using LA Market Competitive.

FPGA Configuration Chris Stinson, 1998.

An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

Using Xilinx ChipScope Pro Tools

ECE 4110–5110 Digital System Design

Xilinx ChipScope Pro Overview

JTAG Emulators JTAG emulator Target System Debugger software

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)

ChipScope Pro Software

Reconfigurable FPGAs (The Xilinx Virtex II Pro / ProX FPGA family)

ChipScope Pro Software

Presentation transcript:

® ChipScope ILA TM Xilinx and Agilent Technologies

® Short Design Cycles are Critical  Time-to-market pressures increase in all market segments  Verification and debug are typically the largest time variable  Designer productivity is critical for reducing design cycle time  Tools to speed verification and debug are required

® Traditional Debug Methods Don’t Work for Today’s Designs  Multi-million gate designs require more testing time  Increasing system speeds reduce probing accuracy  DLLs in FPGAs, Processors, RAMs and ASICs can not be single stepped  BGAs have no external leads for traditional tools  Multi-layer board sizes are shrinking allowing less space for test features  Board probing is becoming impossible for 16+ bit busses

® Typical Board Debug Setup Scope Probe Download Cable Logic Analyzer 40-Pin Pod before Chipscope ILA

® Preferred Debug Setup with Chipscope ILA USB port Serial Port -or- JTAG Connections (w/ optional Slave Serial) Simple!

® Xilinx’ ChipScope ILA Solution Logic analysis core integrated in the FPGA —Software interface to monitor and analyze results —Access to all internal design nodes —Many flexible trigger options —Operates at the full system speed synchronous to the design clock up to 155 MHz —Does not require single stepping the design —Virtex, Virtex-E and Spartan II compatible

® Xilinx Partners with Agilent Technologies  Industry leaders join forces to provide integrated verification solutions  ChipScope ILA developed for Agilent compatibility  Allows further system-level analysis with leading tools Agilent Technologies 16702B Logic Analyzer

® ChipScope ILA System Control USER FUNCTION ILA USER FUNCTION USER FUNCTION ILA Chipscope ILA PC running ChipScope MultiLINX Cable or Parallel Cable III JTAG Connection Target Board Target FPGA with ILA cores JTAG

® ChipScope ILA Features

® ChipScope ILA Components  Two Cores —ICON control core for communication via the JTAG port —ILA capture core for trigger and trace capture  ChipScope Software —Used for configuration, setup, and trace display  Download Cable —MultiLINX : communicates via USB / RS232 —Parallel Cable III : communicates via parallel port

® ICON Core Fundamentals  Provides communication and control to ILA and future Xilinx ChipScope cores  One ICON per device supports up to 15 ILAs  Uses BSCAN_VIRTEX special block  USER1 scan chain used for ILA modifications —Write to ILA trigger control registers —Read Trigger Status —Data read and status

® ILA Core Fundamentals  Trigger settings are in-system changeable without affecting the user logic  Uses Virtex specific features to reduce area and to improve speed and functionality  User-selectable trigger functionality  Parameterizable data and trigger width

® ChipScope CLB Resource Utilization  Single basic ILA with ICON core

® ChipScope Block RAM Resource Utilization  Single basic ILA with ICON core

® ChipScope ILA Software  Provides an easy-to-use graphical interface for —FPGA configuration download —ILA capture setup and trigger modifications —Waveform display for captured traces —Can write the waveforms to VCD format for other waveform viewers  Communicates to the download cable’s software API  Output format compatible with Agilent Technologies’ series analyzer  PC-Windows based; Upcoming Solaris support 3Q00

® ChipScope Screen Shot

® Board Requirements  IEEE Boundary Scan chain —Headers for TDI, TCK, TMS, TDO —Works in multi-chip Boundary Scan chains —Works with Boundary Scan chains containing non- Virtex devices  Headers for GND and VCC of V for download cable  For slave-serial programming (MultiLINX only) —Headers for PROGRAM, DONE, INIT, DIN, CCLK

® How to Get Started  Order through Xilinx Silicon Xpresso Café or normal distribution channels —Single-user one-year license for $495 —Single-user one-year license including MultiLINX cable for $995 —Download ChipScope ILA software —Generate ICON and ILA cores through the web —Access documentation through ChipScope ILA product page on  Real-time on-chip debugging is here today!