Introducing Zynq-7000 EPP The First Extensible Processing Platform Family March 2011.

Slides:



Advertisements
Similar presentations
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
Advertisements

Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
ECE 699: Lecture 1 Introduction to Zynq.
Configurable System-on-Chip: Xilinx EDK
Introduction to ARM Architecture, Programmer’s Model and Assembler Embedded Systems Programming.
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
ECE 699: Lecture 2 ZYNQ Design Flow.
Accelerating IEC Packet Processing and Networking
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Embedded Systems Programming
Intel ® Research mote Ralph Kling Intel Corporation Research Santa Clara, CA.
Zynq-7000 EPP Introduction Where ARM Processors Meet HW Programmability May 2012.
© 2009 Acehub Vista Sdn. Bhd Introduction to ARM ® Processors.
BLDC MOTOR SPEED CONTROL USING EMBEDDED PROCESSOR
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
Getting Started With DSP A. What is DSP? B. Which TI DSP do I use? Highest performance C6000 Most power efficient C5000 Control optimized C2000 TMS320C6000™
Role of Standards in TLM driven D&V Methodology
© Copyright 2009 Xilinx Copyright 2012 Xilinx August 2012 Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform.
Advantages of Reconfigurable System Architectures
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
A Company Selling Technology and not just a Product.
Highest Performance Programmable DSP Solution September 17, 2015.
Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
1 Nios II Processor Architecture and Programming CEG 4131 Computer Architecture III Miodrag Bolic.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Typical Microcontroller Purposes
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
0 Blackfin BF52x / Low Power. 1 Performance MHz Performance MHz Power mW BF MHz 132 KB RAM HDMA BF MHz 132 KB RAM USB BF MHz 132 KB.
J. Christiansen, CERN - EP/MIC
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Computer Organization CT213 – Computing Systems Organization.
LAB1 Summary Zhaofeng SJTU.SOME. Embedded Software Tools CPU Logic Design Tools I/O FPGA Memory Logic Design Tools FPGA + Memory + IP + High Speed IO.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.
Performed By: Itamar Niddam and Lior Motorin Instructor: Inna Rivkin Bi-Semesterial. Winter 2012/2013 3/12/2012.
Survey of Reconfigurable Logic Technologies
Design with Vivado IP Integrator
Zynq-7000 All Programmable SoC for Smarter Vision
CEng3361/18 CENG 336 INT. TO EMBEDDED SYSTEMS DEVELOPMENT Spring 2007 Recitation 01.
System on a Programmable Chip (System on a Reprogrammable Chip)
April 15, 2013 Atul Kwatra Principal Engineer Intel Corporation Hardware/Software Co-design using SystemC/TLM – Challenges & Opportunities ISCUG ’13.
i.MX 8 Series: 3 Processor Families with Targeted Features
Voice Controlled Robot by Cell Phone with Android App
Hands On SoC FPGA Design
Hands On SoC FPGA Design
Designing with ARM Cortex-M4 (and a Real Dev Board)
Using FPGAs with Processors in YOUR Designs
Introduction to Programmable Logic
System On Chip.
Texas Instruments TDA2x and Vision SDK
ENG3050 Embedded Reconfigurable Computing Systems
Chapter 1: Introduction
Overview of Embedded SoC Systems
Spartan-II + Soft IP = Programmable ASSP
Using FPGAs with Processors in YOUR Designs
Programmable Logic- How do they do that?
A Digital Signal Prophecy The past, present and future of programmable DSP and the effects on high performance applications Continuing technology enhancements.
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
NetFPGA - an open network development platform
Presentation transcript:

Introducing Zynq-7000 EPP The First Extensible Processing Platform Family March 2011

Embedded Designers are Asking For More More than a processor delivers… More than an ASIC or ASSP delivers… More than an FPGA delivers…

Next-Generation Embedded Processing The Need Higher Performance Lower Cost Lower Power Smaller Form Factor Greater Flexibility The Limitations Microprocessors have insufficient signal processing Multiple chip implementations are too expensive Multiple chip implementations use too much power Multiple chip implementations take up too much room ASICs/ASSPs cannot adapt to rapid changes in requirements and provide competitive differentiation What’s Needed is a New Class of Product

Current Selections Equal Compromise ASIC ASSP 2 Chip Solution Performance +  Power - Unit Cost TCO Risk TTM Flexibility Scalability + positive, - negative,  neutral Conflicting Demands Not Served

Introducing the Zynq™-7000 EPP Breakthrough Processing Platform High performance, low power Flexible and scalable solution Industry Standard Design Environments Well defined SW programming model Familiar SW & HW design flows Flexible Accelerators and IP Standard AMBA® AXI-4 interfaces Broad Ecosystem Support Tools, OS’s & IPs Middleware, codecs 7000 7010 30 7020 85 7030 125 7040 235 Familiar Processing System + Scalable Programmable Logic

Zynq-7000 Family Highlights Complete ARM®-based Processing System Dual ARM Cortex™-A9 MPCore™, processor centric Integrated memory controllers & peripherals Fully autonomous to the Programmable Logic Tightly Integrated Programmable Logic Used to extend Processing System Scalable density and performance Over 3000 internal interconnects Flexible Array of I/O Wide range of external multi-standard I/O High performance integrated serial transceivers Analog-to-Digital Converter inputs Memory Interfaces Processing System 7 Series Programmable Logic Common Peripherals ARM® Dual Cortex-A9 MPCore™ System Common Peripherals Custom Peripherals Common Accelerators Custom Accelerators Software & Hardware Programmable

Zynq-7000 Architecture

Complete ARM®-based Processing System Processor Core Complex Dual ARM® Cortex™-A9 MPCore™ with NEON™ extensions Single / Double Precision Floating Point support Up to 800 MHz operation High BW Memory Internal L1 Cache – 32KB/32KB (per Core) L2 Cache – 512KB Unified On-Chip Memory of 256KB Integrated Memory Controllers (DDR3, DDR2, LPDDR2, 2xQSPI, NOR, NAND Flash) AMBA Open Standard Interconnect High bandwidth interconnect between Processing System and Programmable Logic ACP port for enhanced hardware acceleration and cache coherency for additional soft processors Integrated Memory Mapped Peripherals 2x USB 2.0 (OTG) w/DMA 2x Tri-mode Gigabit Ethernet w/DMA 2x SD/SDIO w/DMA 2x UART, 2x CAN , 2.0B, 2x I2C, 2x SPI, 32b GPIO Processing System Ready to Program

Tightly Integrated Programmable Logic Built with State-of-the-art 7 Series Programmable Logic 28K-235K logic cells 430K-3.5M equivalent ASIC gates Note: ASIC equivalent gates based on analysis over broad range of designs Over 3000 Internal Interconnects Up to 100Gb of BW Memory-mapped interfaces Enables Massive Parallel Processing Up to 760 DSP blocks delivering over 900 GMACs Integrated Analog Capability Dual multi channel 12-bit A/D converter Up to 1Msps Scalable Density and Performance

Flexibility Beyond Any Standard Processing Offering Flexible External I/O 76 Dedicated Memory I/Os DDR3 / DDR2 / LPDDR2 Memory Interfaces Configurable as 16bit or 32bit 54 Dedicated Peripheral I/Os Supports integrated peripherals Static memory (NAND, NOR, QSPI) More I/Os available though the Programmable Logic High Performance Integrated Serial Tranceivers (Two largest devices only) Up to 12 transceivers Operates up to 10.3Gbs Supports popular protocols Integrated PCIe Gen2 block 350 Multi-standard and High Performance I/O Up to 200 3.3V capable multi-standard I/O Up to 150 high performance I/O Up to differential 17 ADC inputs Flexibility Beyond Any Standard Processing Offering

Zynq-7000 EPP Value Proposition ASIC ASSP 2 Chip Solution Zynq-7000 Performance +  Power - Unit Cost TCO Risk TTM Flexibility Scalability + positive, - negative,  neutral Conflicting Demands Now Served by the Zynq-7000 Family

Zynq-7000 Device Portfolio Summary Zynq-7000 EPP Devices Z-7010 Z-7020 Z-7030 Z-7040 Processing System Processor Core Dual ARM® Cortex™-A9 MPCore™ Processor Extensions NEON™ & Single / Double Precision Floating Point Max Frequency 800MHz Memory L1 Cache 32KB I / D, L2 Cache 512KB, on-chip Memory 256KB External Memory Support DDR3, DDR2, LPDDR2, 2x QSPI, NAND, NOR Peripherals 2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO   Programmable Logic Approximate ASIC Gates ~430K (30k LC) ~1.3M (85k LC) ~1.9M (125k LC) ~3.5M (235k LC) Extensible Block RAM 240KB 560KB 1,060KB 1,860KB Peak DSP Performance (Symmetric FIR) 58 GMACS 158 GMACS 480 GMACS 912 GMACS PCI Express® (Root Complex or Endpoint) - Gen2 x4 Gen2 x8 Agile Mixed Signal (XADC) 2x 12bit 1Msps A/D Converter I/O Processor System IO 130 Multi Standards 3.3V IO 100 200 Multi Standards High Performance 1.8V IO 150 Multi Gigabit Transceivers 4 12

Zynq-7000 EPP Applications Mapping

Zynq-7000 Devices at Work in Automotive Driver Assistance Performance Complex system inputs drives signal processing performance demands Video cameras (>720p30 Multi-stream) Fusion with infrared sensors, radar sensors DSP & memory performance to meet even the most demanding DA application requirements Flexibility Emerging and evolving camera interface standards & DA application algorithms Scalability at right price point Enables unique sets of bundled features in a cost effective manner ASIC Z-7010 Z-7020 Performance + Power Unit Cost  TCO Risk - TTM Flexibility Scalability Optimized for Performance, Flexibility and Scalability

Zynq-7000 EPP Driver Assistance Application

Zynq-7000 at Work in Industrial Applications Flexibility Need time to market, while enabling in-system programmability accommodating “future proofing” products Scalability Z-7010 – Z-7030 devices allow customers to offer support for various standards from a single platform Power, Size & Cost Power, Size and cost are critical requirements Addressed by integration and reconfigurability of the Programmable Logic Performance Integration and tight coupling of the processing System and Programmable Logic allows high bandwidth, low latency for real-time industrial networking and motor control hardware accelerators 2 Chip Solution Z-7010 Z-7020 Z-7030 Performance  + Power - Unit Cost TCO Risk TTM Flexibility Scalability Scalable, Flexible, Power and Cost Efficient with the Right Level of Performance

Zynq-7000 Industrial Motor Control Application

Zynq-7000 Devices at Work in Broadcast Camera Performance Processing System to Programmable Logic interconnect enables high bandwidth for high accuracy video processing and analytics Required for high picture quality, high quality color grading system, high accuracy video/audio statistics system in broadcast camera Power Strict power dissipation budget requirements Flexibility Accommodates changing broadcast standards and future algorithms evolution Scalability Ability to target range of cameras: “Prosumer” to high-end professional 2 Chip Solution Z-7020 Z-7030 Z-7040 Performance  + Power - Unit Cost TCO Risk TTM Flexibility Scalability High Performance, Power Efficient solution that is – Scalable and Flexible

Zynq-7000 EPP Broadcast Camera Application

Zynq-7000 EPP Platform Offering Applications OS Kernel High Level and Low Level Drivers Processing System Programmable Logic OS BSP’s Silicon Custom Libraries & APIs Reference Design & Board Partners Xilinx Simulators SW Development Tools SW & HW IP HW Development Tools More than just Silicon: A Comprehensive Platform Offering

Embedded Design Flow Using Zynq-7000 EPP Programming Integrate IP Test Debug Design Xilinx IP Partner IP Custom IP Software Developer Hardware Designer System Architect Industry-Leading Tools Xilinx SDK (Eclipse IDE, GNU) ARM Ecosystem Many Sources of SW IP Xilinx, ARM libraries 3rd Parties Industry-Leading Tools C-Gates / AutoESL System Generator VHDL/Verilog Many Sources of HW IP Standardized around AXI 3rd Parties Accelerates Application Development and TTM

Zynq-7000 EPP SW Development Environment Widely Used ARM Development Environment Easily migrate code already developed for ARM-based systems ARM Ecosystem Support ARM Xilinx Software Development Kit Other 3rd Parties Widely Available SW and Libraries Open source Commercially available Drivers and APIs Provided for a common set of peripherals and system functions Applications OS Kernel High Level and Low Level Drivers Processing System Programmable Logic OS BSP’s Silicon Custom Libraries & APIs

Zynq-7000 EPP HW Design Environment Xilinx ISE Development Suite Embedded Edition AutoESL HLS support Standard “FPGA” EDA Design tools HDL & HLS simulation & synthesis Plug & Play IP Portfolio AMBA® AXI enabled Applications OS Kernel High Level and Low Level Drivers Processing System Programmable Logic OS BSP’s Silicon Custom Libraries & APIs

Jump-Start Zynq-7000 EPP Developments Now Zynq-7000 EPP Emulation Platform First systems delivered: Summer 2010 Customers & partners developing SW, HW and IP Customer and Partner Activities Linux applications Android applications Video processing functions System interoperability testing CAN, USB, Ethernet, … Custom AMBA® AXI IP blocks 3rd party GNU & debugging tools ports And more… A Fast Track to Full System Design

Zynq-7000 Extensible Processing Platform Summary New Scalable Family of Devices Zynq-7000 EPP device portfolio Four devices for a broad range of applications Industry Standard Design Environments Well defined SW programming model Familiar HW design flow Flexible accelerators and IP Standard AMBA® AXI interfaces Broad and Expanding Ecosystem Tools, OS’s, IP Middleware, codecs … Availability Initial devices 2H CY2011 Production 2H CY2012 7000 7010 30 7020 85 7030 125 7040 235

For Further Details Learn more about the Zynq-7000 family Download the latest collateral from Xilinx.com Register for “be the first know” Contact your local sales rep View the online Zynq-7000 Videos Introduction to Zynq-7000 EPP: ARM & Xilinx joint video Emulation Platform demonstrations from Embedded World Partner and customer testimonials Learn more about our 28nm Programmable Logic Worlds first 28nm FPGA device already shipping since March 2011

Device Tables

Zynq-7000 EPP Device Table SW Developer’s View

Zynq-7000 EPP Device Table HW Designer’s View