EUSO General Meeting – Huntsville 19-23 May 2003 FEW WORDS ON AUGER-EUSO Presented by Osvaldo Catalano.

Slides:



Advertisements
Similar presentations
DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs F. Baronti 1, P.C. Adell 2, W.T. Holman 2, R.D. Schrimpf 2,
Advertisements

ADC and TDC Implemented Using FPGA
ESODAC Study for a new ESO Detector Array Controller.
1 VLPC system and Cosmic Ray test results M. Ellis Daresbury Tracker Meeting 30 th August 2005.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
GLAST LAT Readout Electronics Marcus ZieglerIEEE SCIPP The Silicon Tracker Readout Electronics of the Gamma-ray Large Area Space Telescope Marcus.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Building a Typical Electronic Project in Senior Design Peter Wihl (former Guest Lecturer)
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
EUDET Annual Meeting, Munich, October EUDET Beam Telescope: status of sensor’s PCBs Wojciech Dulinski on behalf.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
CMS Upgrade Workshop November Fermilab POWER DISTRIBUTION SYSTEM STUDIES FOR THE CMS TRACKER Fermilab,University of Iowa and University of Mississippi.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
PACS IBDR 27/ BOLC/BOLA1 BOLC / BOLA SAp/DAPNIA/DSM/CEA C. CARA WE Design Team: A. BOUERE - N. DEVIN - G. DHENAIN - E. DOUMAYROU M. SEYRANIAN -
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
1 Performance aspects of the instrument M. Bertaina Univ. Torino & INFN EUSO Balloon Phase A Review Meeting, CNES Toulouse, February 2 nd 2012.
- Functional Requirements - Background - Examples of expected Signal Track - An “idea” of angular resolution EUSO-BALLOON DESIGN REVIEW, , CNES.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Understanding Data Acquisition System for N- XYTER.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Electronic Circuit Diagrams
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.
Front-end readout study for SuperKEKB IGARASHI Youichi.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1M. Ellis - 17th May 2007 SciFi Decoding (Everything you never wanted to know but couldn’t avoid going over and over)  VLSB Data (unpacking to AFE, MCM,
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
Total Cross Section, Elastic Scattering and Diffraction Dissociation at the LHC January 17, 2003TOTEM plenary meeting -Marco Bozzo1 CSC detectors for T1.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
TOF code status report : raw data data visualization geometry A. De Caro for the TOF group.
AFE Meeting June 5, 2001 SIFT UPGRADE Marvin Johnson.
EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
FPGAs in ATLAS Front-End Electronics Henrik Åkerstedt, Steffen Muschter and Christian Bohm Stockholm University.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
European DHCAL development European DHCAL development CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY Status :
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.
Organization for Micro-Electronics desiGn and Applications HGCAL Front-End Electronics Christophe de LA TAILLE, Marcello MANNELLI sept 2015.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
1 Introduction to Engineering Fall 2006 Lecture 17: Digital Tools 1.
EKT124 Digital Electronics 1 Introduction to Digital Electronics
Markus Friedl (HEPHY Vienna)
Calorimeter Mu2e Development electronics Front-end Review
Production Firmware - status Components TOTFED - status
Iwaki System Readout Board User’s Guide
DCH FEE 28 chs DCH prototype FEE &
T1 Electronic status Conclusions Electronics Cards:
EC board for JEM-EUSO Design investigations
Presentation transcript:

EUSO General Meeting – Huntsville May 2003 FEW WORDS ON AUGER-EUSO Presented by Osvaldo Catalano

EUSO General Meeting – Huntsville May 2003  Usual AUGER-EUSO comparison (2 different techniques involved: PS vs. FD)  What about comparing AUGER-EUSO using the same technique i.e. FD AUGER vs. FD EUSO ?  Little investigation on this subject follows AUGER vs. EUSO

EUSO General Meeting – Huntsville May 2003 AUGER FD PERFORMANCE 85% of events in STEREO 10% duty cycle Turns out:  3 E  eV  1 E  2*10 20 eV  1 ev/10 E  5*10 20 eV FD - AUGER vs. EUSO EUSO  330 E  eV  200 E  2*10 20 eV  150 ev/3 E  5*10 20 eV

EUSO General Meeting – Huntsville May 2003 FD - AUGER vs. EUSO Torpedo progression eV eV10 20 eV AUGER eV eV10 20 eV EUSO

EUSO General Meeting – Huntsville May 2003

CONCLUSION  EUSO indeed helpful to AUGER for FD events cross check

EUSO General Meeting – Huntsville May 2003 TEO STATUS Presented by Osvaldo Catalano

EUSO General Meeting – Huntsville May 2003 Power budgets Read-out Control Board Secondary power 1.2 W (20% contingency included) Operating voltage ± 5 V,+3.3 V, ±5% ripple Trigger Control Unit Primary power 11 W x 2 units (10% contingency included)

EUSO General Meeting – Huntsville May 2003 Mass budgets Read-out Control Board 420 g (20% contingency) Trigger Control Unit 9.5 kg/unit (based on boards/unit, 20% contingency)

EUSO General Meeting – Huntsville May 2003 ESA MTR Q/R  EUSO-EL-SP-001: & – Presence of high speed links between front-end ASICs and RO&C board – potential long signal wires The cables between front-end ASIC and RO&C board will be less than 20 cm long. However the signals exiting from the ASIC are digital signals.

EUSO General Meeting – Huntsville May 2003  EUSO-EL-SP-001: – Front-end ASIC already well defined, however, the higher level electronics ( at micro- and macro-cell level and beyond ) not detailed. Do the microcells contain any circuitry or is it just a convenient definition? Are the logic elements going to be implemented in FPGAs? If so, what kind is envisaged and how many would be needed? Any micro-cell is made of (as described in section 4.3.2) : 1) the sensors; 2) the LCS; 3) the voltage dividers; 4) the front-end electronics chip; 5) the connectors for HV/LV, signal and controls; 6) the base-board, a thick PCB housing all the other components; 7) any other required structural or functional element (e.g. components required to help heat transfers away from the micro-cell). Macro-cell logic elements: Quantity Description Package k x 8 IC memory32 pins FlatPack 4 512k x 8 IC memory36 pins FlatPack 6LVDS I/F 16 pins FlatPack 1FPGA 256 pins CerQuadFlatPack 2-554HCXX (glue logic)16 pins FlatPack 1ADC 8 bit 16 pins Flat Pack 18 channels Analog MUX16 pins FlatPack 3OP amps TO99 1Voltage ReferenceTO99 Passive components not included (most of them on bottom side of the PCB); ASIC I/F (AFEE & DFEE) not included; Preliminary list covering about 80% of estimated needs.

EUSO General Meeting – Huntsville May 2003  EUSO-EL-SP-001: – It was good to see a simulator exists for simulating the various triggering circuits and analyze the false alarm rates. It would be good to expand these simulations to include real events which need to be detected. One of the outputs would be to show the amount of data processing required at the various trigger levels up to the amount of data to be downloaded. Simulators exist for simulating the various triggering circuits and analyze “fake” triggers. The outputs of the simulated trigger condition have driven the M.C. “ event” simulations. Work is in progress to estimate the data processing required at the various trigger levels up to the amount of data to be downloaded.

EUSO General Meeting – Huntsville May 2003 WORK PLAN TO END OF PHASE A  Read-out Control Board components breakdown  Trigger Control Unit breakdown  Update of the related documents

EUSO General Meeting – Huntsville May 2003 AS STATUS Presented by Osvaldo Catalano

EUSO General Meeting – Huntsville May 2003 LIDAR CONFIGURATION

EUSO General Meeting – Huntsville May 2003 Mass & Power budgets Laser 70 kg Telescope 20 kg Coelostat 30 kg Detection module 40 kg TOT 160 kg

EUSO General Meeting – Huntsville May 2003 ESA MTR A/Q  Numerous questions from MTR panel See livelink document “General_ReplyTOComments”

EUSO General Meeting – Huntsville May 2003 WORK PLAN TO END OF PHASE A  Mass and power budgets including contingencies  Detailed design of the receiver, transmitter and coelostat mechanism  Update of the LIDAR document

EUSO General Meeting – Huntsville May 2003 System Electronics - TEO Presented by Osvaldo Catalano

EUSO General Meeting – Huntsville May 2003  Draft of the updated “Phase A Specification and Design Document for the EUSO Electronics” available.  Draft of the document will be circulated later on  Comments, suggestions and corrections expected by the 9 th of June Documentation status

EUSO General Meeting – Huntsville May 2003 TEO News  “Analog” trigger included in the trigger scheme  Persistency algorithm revisited taking into account possible “holes” in the persistency pattern  Trigger Simulation (including diffuse background) on progress

EUSO General Meeting – Huntsville May 2003 What next  Design of a Trigger emulator on small scale under way (in view of trigger algorithm verification and improvements)  Breadboard of ROC board foreseen at the beginning of phase B

EUSO General Meeting – Huntsville May 2003 Support Activities - Background Background Measurement with BABY balloon flights ( ) BABY 2002 launched the 11 July (clear sky- Moonless) Change of Background expected in presence of clouds ( ?? %)

EUSO General Meeting – Huntsville May 2003

BABY detector and now UVscope available for new BKG observations (if needed) BABY already suitable for operating in Space. Little modification for UVscope (mainly mechanics envelope)  Pick-a-back (for ex. Shuttle) viable? What next?