PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.

Slides:



Advertisements
Similar presentations
Alarms and interlocks handling in the FSM environment Hypernet 1.The standardization of the FSM state diagram; 2.The FSM error states and their recovering.
Advertisements

Il sistema di HV del sottorivelatore DT S. Braibant, P. Giacomelli, M. Giunta, E. Borsato Bologna, 20/01/2007.
The Bioloid Robot Project Presenters: Michael Gouzenfeld Alexey Serafimov Supervisor: Ido Cohen Winter Department of Electrical Engineering.
Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.
Dave Mills CANbus: A brief introduction Incorporating: The Fujitsu status Dave Mills Queen Mary, University of London.
Jianchun (JC) Wang, 08/21/99 RICH Electronics and DAQ Chip Carrier Short Cable Transition Board Long Cable Data Board Crate J.C.Wang Syracuse University.
DP Cabinet.
Error Checking continued. Network Layers in Action Each layer in the OSI Model will add header information that pertains to that specific protocol. On.
E102 LAB Temperature Control of Heated Block. Temperature Controller Specifications Design, simulate and test a control system for temperature control.
1 CALO DCS power supply status CALO meeting Anatoli Konoplyannikov [ITEP / LAPP] Outline  Introduction  Power supply description with hardware.
TRT DCS overview Elzbieta Banas Zbigniew Hajduk Jolanta Olszowska (INP PAS Cracow) ID Week /TRT Operation1.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
DCP COMMAND …bringing two-way communications to your DCPs.
Colorado Space Grant Consortium Gateway To Space ASEN 1400 / ASTR 2500 Class #12 Gateway To Space ASEN 1400 / ASTR 2500 Class #12 T-58.
SEABAS Firmware/Software Development Shane Colburn.
Status of the digital readout electronics Mauro Raggi and F. Gonnella LNF Photon Veto WG CERN 13/12/2011.
3 June 2003U. Frankenfeld1 TPC Detector Control System Status.
Remote Control of a Furby Toy with Bluetooth
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Adopting Multi-Valued Logic for Reduced Pin-Count Testing Baohu Li, Bei Zhang and Vishwani Agrawal Auburn University, ECE Dept., Auburn, AL 36849, USA.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Performance Tests and Control for the TRD-HV A. Markouizos, A. Petridis, S. Potirakis, M. Tsilis, M. Vassiliou Athens University ALICE DCS Workshop CERN.
David Cussans/Scott Mandry, NIKHEF, October 2008 TLU v0.2.
LKr Calorimeter Control and monitoring R. Fantechi 19/02/2010 R. Fantechi.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Id week, , Kerstin Lantzsch Joachim Schultes University of Wuppertal FSM configuration and functionality - current status - plans.
SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1.
Pixel Systemtest Workshop, , Kerstin Lantzsch Joachim Schultes University of Wuppertal DCS status and experience in the system test.
CSC 311 Chapter Eight FLOW CONTROL TECHNIQUES. CSC 311 Chapter Eight How do we manage the large amount of data on the network? How do we react to a damaged.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
ECE Department: University of Massachusetts, Amherst ECE 354 Lab 4: Remote Control of a Digital Camera.
STAR Collaboration Meeting, Nantes Alexandre A. P. Suaide Wayne State University Slide 1 EMC Commissioning for the run Review of last.
UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
L0 DAQ S.Brisbane. ECS DAQ Basics The ECS is the top level under which sits the DCS and DAQ DCS must be in READY state before trying to use the DAQ system.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
Tracker meeting – July, 2006 TBS – TPSFE FM/FS tests Lucio Accardo, INFN Perugia.
1Malcolm Ellis - Tracker Meeting - 28th November 2006 Electronics - Station Acceptance  Hardware: u 1 MICE cryostat with 1 VLPC cassette. u VME crate,
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
DT Shifter Training Infrastructure A. Benvenuti, M.Giunta 07/07/2010.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
TEL62 AND TDCB UPDATE JACOPO PINZINO ROBERTO PIANDANI CERN ON BEHALF OF PISA GROUP 14/10/2015.
DCS for TRD Pre-trigger Ken Oyama Jan. 22, 2007 DCS Workshop in Heidelberg.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Analog to Digital Conversion - ADC Mark Neil - Microprocessor Course 1 Device Drivers – Measuring Voltages.
SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 6 Report Wednesday 6 th August 2008 Jack Hickish.
Distributed Low Voltage Power Supply System for Front End Electronics of the TRT Detector in ATLAS Experiment E.Banaś a, P.Farthouat b, Z.Hajduk a, B.Kisielewski.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Calorimeter global commissioning: progress and plans Patrick Robbe, LAL Orsay & CERN, 25 jun 2008.
D. EliaALICE week / DCS workshop - Sept 20, SPD Power Supply System DCS status Domenico Elia INFN Bari.
Piquet report Pascal, Yuri, Valentin, Tengiz, Miriam Calorimeter meeting 16 March 2011.
July 10, 2001 Status Report of the ROD Testing at BNL Kin Yip Activity update of the ROD system at BNL: DAQ-1 with trigger controller Data corruption testing.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
1 Top Level of CSC DCS UI 2nd PRIORITY ERRORS 3rd PRIORITY ERRORS LV Primary - MaratonsHV Primary 1 st PRIORITY ERRORS CSC_COOLING CSC_GAS CSC – Any Single.
Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Software Monitoring.
Status report 2011/7/28 Atsushi Nukariya. Progress Progresses are as follows. 1. FPGA -> Analyze data from FPGA, and some revise point is found. 2. Software.
Calorimeter Cosmics Patrick Robbe, LAL Orsay & CERN, 20 Feb 2008 Olivier, Stephane, Regis, Herve, Anatoly, Stephane, Valentin, Eric, Patrick.
The Maraton LV system Michela Lenzi INFN Firenze Thanks to V. Bocci, P. Ciambrone, A. Sciubba LV Power Supply RCM AC/DC converter.
swingo XP Firmware, Service Tool & Error Codes
Radiation- and Magnet field- Tolerant Power Supply System
University of California Los Angeles
Pierluigi Paolucci & Giovanni Polese
TPC Electronics Meeting, 13/01/05 Carmen González Gutiérrez
The Virtual Instruments: Presentation 2
Error Checking continued
Interfacing keyboard with FPGA
Presentation transcript:

PP2 Status F. Bellina

Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware of the newest controller board requires for some digital signals, different signals and different delay. In the FPGA firmware this change was not correctly implemented for all the lines. Problem with many lost commands Some problem was caused by the way the PVSS sends commands to the ELMB, too many commands and without delay Problem with reading (all values=0) and -15V missing The problem was caused because the power supply used in SR1 isn’t capable to provide 0,7A for each crate. Problem with moving trimmer of Regulator 0 board 1 The problem was caused by a bug in the protocol communication inside the ELMB.

...Next steps 1. Stability: No lost commands, no wrong commands, safe commands when switch On/Off of the power, etc. 2. Speed Reduction of the “commands” from PVSS for a single command, optimizations of the delays, parallelization of commands where possible, 3.Calibration ? 4. Improve functionalities Watchdog between ELMB and FPGA, use of the ELMB ADC for read values in case of FPGA failure, etc. (next slides for detail)

...Next steps (Stability) 1.LOST COMMANDS: To test if the new controller card (with new firmware) lose command (with old board this happens…1 lost command every ) If that happens yet: 1.Understand where! (PVSS>ELMB>FPGA>REGULATOR BOARDS) 2.Try to solve and/or decrease the phenomenon. 3.Find a way for avoid critical situation: Acknowledgement Mechanism Think different way to sends commands (*) (*) if for example the commands are lost between ELMB and FPGA, commands like kill or inhibit can be sent more times (this decrease the possibility of error by 10³ or more each times), or command like move the trimmer by n position, splitted.

...Next steps (Stability) 2. WRONGS COMMANDS: In principle this shouldn’t absolutely happen in the new Controller Card. To test if it’s true, and in case solve the problem! (adding more control in the software communication or solving the hardware problems) 3. SAFE COMMANDS WHEN SWITCH ON/OFF: To Check if the way the FSM/PVSS switch ON or OFF the system power (Wiener) and regulators are switched with the correct procedure?

...Next steps (Speed) 1.DECREASE COMMANDS SENT Actually the PVSS send too many commands for a single operation. SDO(*) for STOP the reading routine that send PDO(**) with values SDO for check if the reading routine is stopped SDO for the command SDO for START the reading routine SDO for check if the reading routine is started Change in ELMB and PVSS code (example) SDO for STOP the reading routine Immediately the ELMB stops to read and stops to send PDO, but sends a last PDO with a code that means that the routine is stopped, the PVSS see it.. SDO for the command Immediately after the command, the ELMB start again to read and send PDO and the PVSS can recognize it (*) SDO = Service Data Object, type of can message with acknowledge (**) PDO = Process Data Object, type of can message without acknowledge (faster)

...Next steps (Speed) 2. OPTIMIZATION OF THE SPEED: The current Delays are huge and not really needed. There are 3 steps: 1.Decrease number of commands from PVSS (previous slide) 2.Change the ELMB and FPGA software for have faster commands (parallelization of the operations on channels where possible, optimizing delay in the FPGA) 3.Find in PVSS the best delay for each commands (best means the shortest but safe)

...Next steps (Calibration) 1.INCREASE THE BIT OF THE ADC Calibration totally via software, no physical operation on the board) Vmin (~ 1.6V) Vmax (~ 2.9V) Controller Board #1 10 bit ADC Voltage Range (OK) Volt Controller Board #2 10 bit ADC Voltage Range (OK, but with different calibration respect Controller Board 1) Controller Board #3 10 bit ADC Voltage Range (Wrong position, physical operation needed) Controller Board #4 more than 10 bit ADC Voltage Range (OK)

...Next steps (New functionalities) 1.ELMB FUNCTIONALITIES IN CASE OF FPGA FAILURE Watchdog between ELMB and FPGA The ELMB can RESET the FPGA The ELMB can read (using its ADC) the values (multiplexer control needed)

Conclusion Many problem solved, but a lot of work to do. Francesco and Kerstin (for the PVSS-ELMB part) will start on January (the setup in pixel lab is ready) Francesco and Fabrizio should meet soon (at CERN or at Milano) for the “stability part” between ELMB and FPGA. To define a date.

Pixel PP2 Communication System