INAC The NASA Institute for Nanoelectronics and Computing Purdue University Circuit Modeling of Carbon Nanotubes and Their Performance Estimation in VLSI.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

Atomistic Simulation of Carbon Nanotube FETs Using Non-Equilibrium Green’s Function Formalism Jing Guo 1, Supriyo Datta 2, M P Anantram 3, and Mark Lundstrom.
EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
Comparison of Non-Equilibrium Green’s Function and Quantum-Corrected Monte Carlo Approaches in Nano MOS Simulation H. Tsuchiya A. Svizhenko M. P. Anantram.
Lateral Asymmetric Channel (LAC) Transistors
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.
EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Xlab.me.berkeley.edu Xlab Confidential – Internal Only EE235 Carbon Nanotube FET Volker Sorger.
University of Notre Dame Carbon Nanotubes Introduction Applications Growth Techniques Growth MechanismPresented by: Shishir Rai.
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
Lecture #25a OUTLINE Interconnect modeling
Introduction to CMOS VLSI Design Interconnect: wire.
Diodes Properties of SWNT Networks Bryan Hicks. Diodes and Transistors An ever increasing number in an ever decreasing area.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
PY4007 – Quantum wires nanoparticle V1V1 V2V2 0 V C,R 1 C,R 2 C,R 3 A small conductive nanoparticle is connected via 3 tunnelling junctions to voltage.
Emerging Nanotechnology Devices
IEEE Central NC EDS/MTT/SSC Society Friday, Nov. 5th, 2010 The Nanoscale MOSFET: Physics and Limits Mark Lundstrom 1 Electrical and Computer Engineering.
Ballistic and quantum transports in carbon nanotubes.
Technologies for Realizing Carbon Nano-Tube (CNT) Vias Clarissa Cyrilla Prawoto 26 November 2014.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 35 MOS Field-Effect Transistor (MOSFET) The MOSFET is an MOS capacitor with Source/Drain.
D.L. Pulfrey Department of Electrical and Computer Engineering University of British Columbia Vancouver, B.C. V6T1Z4, Canada Carbon.
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
*F. Adamu-Lema, G. Roy, A. R. Brown, A. Asenov and S. Roy
Atomic Structural Response to External Strain for AGNRs Wenfu Liao & Guanghui Zhou KITPC Program—Molecular Junctions Supported by NSFC under Grant No.
December 2, 2011Ph.D. Thesis Presentation First principles simulations of nanoelectronic devices Jesse Maassen (Supervisor : Prof. Hong Guo) Department.
Limitations of Digital Computation William Trapanese Richard Wong.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
ENE 311 Lecture 9.
Prospects for High-Aspect-Ratio FinFETs in Low-Power Logic Mark Rodwell, Doron Elias University of California, Santa Barbara 3rd Berkeley Symposium on.
Electrical Conductivity
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
EE415 VLSI Design 1 The Wire [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Ultimate Device Scaling: Intrinsic Performance Comparisons of Carbon- based, InGaAs, and Si Field-effect Transistors for 5 nm Gate Length Mathieu Luisier.
1 Recent studies on a single-walled carbon nanotube transistor Reference : (1) Mixing at 50GHz using a single-walled carbon nanotube transistor, S.Rosenblatt,
Carbon nanotube is a magic material. The unique structure brings it amazing characteristics. Lots of people believe that the usage of carbon nanotube will.
Special Issues on Nanodevices1 Special Topics in Nanodevices 3 rd Lecture: Nanowire MOSFETs Byung-Gook Park.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Wire and via structures. n Wire parasitics. n Transistor parasitics.
Session 5: Projects 1. Physical Limits of Technology Scaling : 2 SCALING AND EFFICIENCY.
INTERCONNECT MODELING M.Arvind 2nd M.E Microelectronics
A High Density Carbon Nanotube Capacitor for Decoupling Applications Mark M. Budnik, Arijit Raychowdhury, Aditya Bansal, Kaushik Roy July 27, 2006 Mark.
ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 11: Thermal Property Measurement Techniques For Thin Films and Nanostructures.
VLSI CIRCUIT ELEMENTS - Prof. Rakesh K. Jha
Performance Predictions for Carbon Nanotube Field-Effect Transistors
Chapter 4: Secs ; Chapter 5: pp
Nano-Electronics and Nano- technology A course presented by S. Mohajerzadeh, Department of Electrical and Computer Eng, University of Tehran.
Nano and Giga Challenges in Microelectronics Symposium and Summer School Research and Development Opportunities Cracow Sep , 2004 Afternoon 4: Carbonanotubes.
Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.
Introduction to CMOS VLSI Design CMOS Transistor Theory
Carbon Nanotubes and Its Devices and Applications
Janet Werth, Sarah O’Donnell, Lucien Teig, David Lamensdorf, Aleksandra Markina, Jim Marshall MITRE Sponsored Research Carbon Nanotubes for Small Antennas.
14 February, 2004SLIP, 2004 Self-Consistent Power/Performance/Reliability Analysis for Copper Interconnects Bipin Rajendran, Pawan Kapur, Krishna C. Saraswat.
Fatemeh (Samira) Soltani University of Victoria June 11 th
CARBON NANOTUBES (A SOLUTION FOR IC INTERCONNECT) By G. Abhilash 10H61D5720.
Nanoelectronics Part II Many Electron Phenomena Chapter 10 Nanowires, Ballistic Transport, and Spin Transport
Analysis of Strain Effect in Ballistic Carbon Nanotube FETs
Topics Wire and via structures. Wire parasitics..
A Seminar presentation on
DNA Functionalization of Carbon Nanotubes: Application in Device Design Patrick Bennett.
OMEN: a Quantum Transport Modeling Tool for Nanoelectronic Devices
Carbon Nanotube Vias By: Rhesa Nathanael.
Introduction to Nanoheat; Aspel group
Carbon Nanotubes Adam Charnas.
Carbon Nanotube Diode Design
Presentation transcript:

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Circuit Modeling of Carbon Nanotubes and Their Performance Estimation in VLSI Design Arijit Raychowdhury and Kaushik Roy Department of Electrical and Computer Engineering Purdue University, IN

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Overview Introduction to carbon nanotubes and carbon nanotube FETs. Metallic CNTs as possible interconnect solution. An RLC model of metallic CNTs. Simulations and performance predictions. Metallic CNTs vis-à-vis Cu. Pros and Cons of CNT interconnects.

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Carbon Nanotubes Carbon nanotubes are graphite sheets rolled in the form of tubes. Satisfied C-C bonds Mechanically strong Electrically quasi 1D transport close to the ballistic limit Source: IBM

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Semiconducting and Metallic CNTs Chirality determines the nature of the CNT Typical diameters are ~ 0.6nm to 3nm. The bandgap of semiconducting nanotubes is inversely proportional to the diameter. The metallic counterparts are studied for interconnects/vias.

INAC The NASA Institute for Nanoelectronics and Computing Purdue University The semiconducting CNT: CNTFETs Gate 8nm HfO 2 SiO 2 p++ Si Pd CNT Delft, 1998 Delft: Tans, et al., Nature, 393, 49, 1998 IBM: Martel et al., APL, 73, 2447,1998 Javey, et al., Nano Letters, 4, 1319, 2004

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Performance Prediction: CNTFETs vs. Si MOSFETs Si n-MOS data is 70 nm L G from 130 nm technology from Antoniadis and Nayfeh, MIT CNTFETs (V DD = 0.4V) p-CNT SBFET (projected) CNT MOSFET (projected) p-CNT SBFET (Javey)

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Motivation for CNT Interconnects An all CNT design. Parasitics will play an important role as the intrinsic gate capacitance is extremely small. Ultra-small and high reliability. Cu can handle a max. current density of ~10 6 A/cm 2 whereas CNTs can handle more than 10 8 A/cm 2. Mechanically strong and no observable electro-migration effects.

INAC The NASA Institute for Nanoelectronics and Computing Purdue University What are its implications in digital VLSI?

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Modeling CNT Interconnects RLC Model for CNT Interconnects: Model the scattering dependant resitance Incorporates quantum as well as electrostatic capacitances Models the kinetic (or self) inductance RLKLK CQCQ C CQCQ

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Nanoscale conduction Left contact pours in electrons and the right contact drains them out γ is the coupling coefficient Can current increase indefinitely with increasing γ?

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Energy Broadening The energy level broadens when in contact with a metal. γ Maximum conductivity for one mode of transport

INAC The NASA Institute for Nanoelectronics and Computing Purdue University With Scattering.. λ acc ~ 1.6um For V < V critical V > V critical λ op ~ 200nm λ zo ~ 30nm For l > the mean free path of phonons

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Modeling Resistance Non Linear Resistance Model has been verified with experimental data *Ji-Yong, et. al., cond- mat/ , Sept. 28, 2003

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Modeling capacitance Electrostatic capacitance due to presence of nearby ground plane. r d h The electrostatic model assumes that the wires are equipotential. But due to the low density-of-states potential drops in the wire ~100 aF/μm v F is the Fermi velocity in graphite ~ m/s

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Modeling Inductance h r To add to the magnetic inductance we have kinetic inductance due to finite momentum relaxation time of the electrons (significant for 1D electronic transport) v F is the Fermi velocity in graphite ~ m/s

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Delay vs length of a single CNT interconnect. The ITRS prediction has been marked. Performance of a single CNT: Response to a step input (m)

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Comparison of delay of 20 parallel CNT interconnects with copper interconnect having the same equivalent width (w=80nm). The height of Cu wire is such that J MAX ~ 10 6 A.cm -2 Parallel CNTs: Performance estimation (m) 1202 Cu at nanoscaled dimensions will have higher resistivity due to grain boundary and surface scattering

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Stacking in the third dimension x y z 1202 N 2 The height of Cu is such that J MAX ~ 10 6 A.cm-2 We require 200 layers of nanotubes to match the RLC delay of Cu.

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Observations Digital circuits are (most often) voltage driven. High current density will not reduce the high RLC delay. Longer interconnects suffer severely from scattering. Even for the smaller ones resistance per nanotube ~ 6KΩ. Higher frequencies are impeded by kinetic inductance.

INAC The NASA Institute for Nanoelectronics and Computing Purdue University Summary CNTs are highly reliable, can endure two-orders of higher current density than Cu. Can only be used in relatively slower circuits or in subthreshold operation where the device resistances are high. CNT interconnects are severely limited by the contact resistances and kinetic inductance. High current densities do not result in high performance. Can only be used in relatively slower circuits where the device resistances are high.