Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights.

Slides:



Advertisements
Similar presentations
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Advertisements

3-13 Alternate Logic-Gate Representations
FPGA (Field Programmable Gate Array)
Exclusive-OR and Exclusive-NOR Gates
Multivibrators and the 555 Timer
Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Programmable Logic Devices
Chapter 3 Basic Logic Gates
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
EET 1131 Unit 4 Programmable Logic Devices  Read Kleitz, Chapter 4.  Homework #4 and Lab #4 due next week.  Quiz next week.
Synchronous Sequential Circuit Design Digital Clock Design.
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
Chapter 1 Number Systems and Codes William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper Saddle.
Chapter 17 Microprocessor Fundamentals William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper.
Synchronous Sequential Circuit Design
Arithmetic Operations and Circuits
Chapter 5 Boolean Algebra and Reduction Techniques William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education,
Figure 1.1 The Altera UP 3 FPGA Development board
ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.
Figure 1–1 Graph of an analog quantity (temperature versus time). Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper.
Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –
Advanced Digital Circuits ECET 146 Week 1 Professor Iskandar Hack ET 205B,
EET 252 Unit 5 Programmable Logic: FPGAs & HDLs  Read Floyd, Sections 11-5 to  Study Unit 5 e-Lesson.  Do Lab #5.  Lab #5a due next week. 
Figure 5–1 An example of AND-OR logic. Open file F05-01 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
CPLD 1.1 ©Paul R. Godin Last Mod: Dec 2013 gmail.com.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
EET 252 Unit 4 Programmable Logic: SPLDs & CPLDs  Read Floyd, Sections 11-1 to  Study Unit 4 e-Lesson.  Do Lab #4.  Homework #4 and Lab #4 due.
COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
PROGRAMMABLE LOGIC DEVICES (PLD)
Galen SasakiEE 260 University of Hawaii1 Electronic Design Automation (EDA) EE 260 University of Hawaii.
Number Systems and Codes
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
Introduction to Chapter 3  Now that we understand the concept of binary numbers, we will study ways of describing how systems using binary logic levels.
Chapter 3 Basic Logic Gates William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper Saddle River,
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.
Programmable Logic Devices (PLDs)
Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Pp244 In Sum-of-Products (SOP) form, basic.
 Seattle Pacific University EE Logic System DesignAlteraBoard-2 Altera Cyclone II (484 Pin BGA) 22 Pins.
COE4OI5 Engineering Design Chapter 1: The 15 minutes design.
Programmable Logic Device Architectures
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
1 Multiplexers (Data Selectors) A multiplexer (MUX) is a device that allows several low-speed signals to be sent over one high-speed output line. “Select.
Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.
VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.
FIGURES FOR CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN
Copyright ©2009 by Pearson Higher Education, Inc. Upper Saddle River, New Jersey All rights reserved. Digital Fundamentals, Tenth Edition Thomas.
This chapter in the book includes: Objectives Study Guide
EET 1131 Unit 4 Programmable Logic Devices
ETE Digital Electronics
Sequential Programmable Devices
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
Figure 1.1 The Altera UP 1 CPLD development board.
This chapter in the book includes: Objectives Study Guide
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Chapter 13 – Programmable Logic Device Architectures
Figure 5. 1 An example of AND-OR logic
Digital Fundamentals Tenth Edition Floyd Chapter 11.
EET 1131 Unit 4 Programmable Logic Devices
EET 1131 Unit 4 Programmable Logic Devices
Presentation transcript:

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Design Flow Thousands of basic logic gates Advanced sequential functions Single package Not yet configured to perform a function Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Design Flow CAD to draw the schematic Schematic Capture to convert to binary file Program to alter PLD internal connections VHDL - Very High Speed Integrated Circuit Hardware Description Language –architecture body Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Design Flow See Figure 4-2 Define the problem Develop the equations Enter the design Simulate the input/output conditions Program the PLD Test the final programmed PLD Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Figure 4-2 Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Design Flow Implementing X=AB + B + C –Using 7400 series ICs –Using a PLD Altera Corporation tools –MAX+PLUS II (entry-intermediate level) –Quartus II (more advanced) –UP-1 or UP-2 Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Architecture SPLDs –most basic –least expensive –configurable logic gates –programmable interconnection points –may have memory flip-flops –typically 16 inputs and 8 outputs –product terms from AND gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Architecture PALs –programmable array logic –gives Sum-of-Products form –uses OR gate PLAs –programmable logic array –uses programmable OR gates Flip-flop memory section Data steering circuitry Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Architecture PAL16L8 is a typical PAL device –16 indicates 16 inputs –8 indicates 8 outputs –L means outputs are active LOW Refer to the data sheet for a logic diagram Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Architecture CPLDs –complex programmable logic devices –combine several PAL-type SPLDs into single package –non-volatile –repeatedly programmed Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

PLD Architecture FPGAs –field-programmable gate arrays –uses a look-up-table –more dense than CPLD –memory is volatile –see figure 4-11 Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Figure 4-11 Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Using PLDs to Solve Basic Logic Designs Block editor –connect pre-defined logic symbols VHDL editor –define the logic Compiler –language and symbol translation program Waveform Simulator –to check the logic operation Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Using PLDs to Solve Basic Logic Designs Using Quartus II CPLD software to implement a 2 input AND gate –See figure 4-13(a) for a screenshot of a block editor version –See figure 4-13(b) for a screenshot of a VHDL text version library declaration entity declaration architecture body Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Using PLDs to Solve Basic Logic Designs Using Quartus II CPLD software to implement a 2 input AND gate –Figure 4-13(c) is a screenshot of the waveform editor after simulation Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Figure 4-13(a) Figure 4-13(b) Figure 4-13(c) Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Tutorial for Using Altera’s Quartus II Design Software Build a solution to X=AB + CD –create a block design file –assign the file a name –specify a project name –draw logic circuits –add input and output pins –connect the symbols –assign a device to implement the design –save and compile to check for errors Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Tutorial for Using Altera’s Quartus II Design Software Test and simulate the solution to X=AB + CD –create a new vector waveform file –assign the same name as the design file –create node names for inputs and outputs –develop 4 input waveforms to cover all 16 possible inputs –compile and simulate to verify that output satisfies equation Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Tutorial for Using Altera’s Quartus II Design Software Programming the PLD using the Altera UP-2 or the RSR PLDT-2 programmer board –downloads logic design to actual PLD –the EPM7128S CPLD –configuring and connecting UP-2 programmer board –see figure 4-39 Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Figure 4-39 Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Tutorial for Using Altera’s Quartus II Design Software Programming the PLD using the Altera UP-2 or the RSR PLDT-2 programmer board –configuring and connecting PLDT-2 programmer board –see figure 4-40 Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Figure 4-40 Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Tutorial for Using Altera’s Quartus II Design Software Programming the PLD using the Altera UP-1 or the RSR PLDT-2 programmer board –connect switches and LED to CPLD pins –assign pin numbers in the boolean1.bdf file –connect wires to the input stimulus switches and output LED –download (program) the CPLD –test the downloaded design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

CPLD Applications Follow the step by step process from section 4-4 to implement the following: –X=AB + AB –X=ABC –X=ABC + ABC Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Summary Programmable Logic Devices can be used to replace 7400-series and 4000-series ICs. They contain the equivalent of thousands of logic gates. Computer-Aided Design (CAD) tools are used to configure them to implement the desired logic. Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Summary The two most common methods of PLD design entry are graphic entry and VHDL entry. To use graphic entry the designer uses CAD tools to draw the logic that needs to be implemented. To use VHDL entry the designer uses a text editor to write program descriptions defining the logic to be implemented Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Summary PLD design software usually includes a logic simulator. This feature allows the user to simulate levels to be input to the PLD and shows the output simulation to those input conditions. Most PLDs are erasable and re-programmable. This allows the user to test many versions of their logic design without ever changing ICs. Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version

Summary Basically there are three types of PLDs: SPLDs, CPLDs and FPGAs. SPLDs consist of several multi-input AND gates feeding the inputs to OR gates and memory flip- flops. The CPLD consists of several interconnected SPLDs. The FPGA is the most dense form of PLD. It solves its logic using a look-up table to determine the desired output. Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz Digital Electronics with VHDL, Quartus® II Version