Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
Advertisements

World with Out GPS Sep GPS – Global Position System The GPS System Sends Data via Satellites : – 1PPS Clock Based on Atomic, at 10^ -12 Accuracy.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
GPSDO and Ruggedized Timing Products
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Engineer Training XL1200 Electronics. Engineer Training XL1200 Electronics Confidential 2 XL1200 Electronics The XL Jet Electronic System consists of.
EUT 1040 Lecture 10: Programmable Logic Controllers.
Clock Distribution for IceCube Gerald. Przybylski Lawrence Berkeley National Laboratory, Design Review, September 16, 2005
Parts & Functions of a Computer. 2 Functions of a Computer.
Development of a Linux- based small-size controller using PoE technology T. Masuda, T. Fukui, R. Tanaka SPring-8 ICALEPCS2005, Oct , Geneva, Switzerland.
TCSS 372A Computer Architecture. Getting Started Get acquainted (take pictures) Discuss purpose, scope, and expectations of the course Discuss personal.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
EUT 1040 PLC Timers and Motor Protection. Industrial Communications RS-422 (EIA 422): Asynchronous Serial Communications, similar in many respects to.
CSS Lecture 2 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level, Tri-state,
Additional RF system issues: Amplifier linearization Reference Phase distribution Master Clock Anders J Johansson Lund University.
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
Master Clock for IceCube October 21, 2003 Contributors: Jerry Przybylski, Kalle Sulanke, Dave Nygren, Chuck McParland, Bob Stokstad Lawrence Berkeley National.
David MacNair POWER SUPPLY 3/30/20061 Ethernet Power Supply Controller.
Bill W. Haynes Slide 1 February 26, 2002 CKM Precision Timing CKM Workshop In San Luis Potosi, Mexico u Common Design for Multiple Timing Applications.
Engineer Training Electronic System Overview. Engineer Training XL1500 Electronics Confidential 2 XLjet Electronics The XL1500 Electronic System consists.
1PPS Timing and Reference Distribution Subsystem Wes Grammer NRAO March 15-17, 2012EOVSA Preliminary Design Review1.
MDS Smart Commander.
System Elements HighPoint Broadband Delivery System Sector 1 Sector 3
Objectives How Microcontroller works
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.
ECE 477 DESIGN REVIEW TEAM 2  FALL 2011 Members: Bo Yuan, Yimin Xiao, Yang Yang, Jintao Zhang.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
U.B. Presentation October Bernard COURTY L.P.C.C. College de France - Paris.
Chicago Meeting, /8/2015K.-H. Sulanke, DESY1 Digital Camera Trigger Status May 2013 K.-H. Sulanke DESY.
GPS based time synchronization of PC hardware Antti Gröhn
Nectar F2F, Barcelona /8/2015K.-H. Sulanke, DESY1 Digital Camera Trigger Status September 2013 K.-H. Sulanke DESY.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
String-18 New-DAQ Commissioning Azriel Goldschmidt AMANDA Collaboration Meeting Berkeley, March 2002.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
CSS 372 Oct 4th - Lecture 3 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level,
DOM MB Status October 14, 2003 Gerald Przybylski Lawerence Berkeley National Laboratory GTPrzybylski 20/14/03 LBNL.
E. Hazen – FNAL – 5 Apr 2004 L1CTT DFEA Motherboard / Daughterboard Design, Cost, Schedule 4.
Codan 5700 Series C-Band Transceiver Technical Overview.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
DAQ: Status and Plans David Nygren Berkeley Collaboration Meeting March 21, 2005.
DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
ICALEPCS 2005 Geneva, Oct. 12 The ALMA Telescope Control SystemA. Farris The ALMA Telescope Control System Allen Farris Ralph Marson Jeff Kern National.
DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
5 June 2002DOM Main Board Engineering Requirements Review 1 DOM Main Board Hardware Engineering Requirements Review June 5, 2002 LBNL David Nygren.
GoetzPre-PDR Peer Review October 2013 FIELDS Time Domain Sampler Peer Review Keith Goetz University of Minnesota 1.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Software Monitoring.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
Lecture 10: Programmable Logic Controllers
CoBo - Different Boundaries & Different Options of
PLC’s Are ... Similar to a Microcontroller: Microprocessor Based
DOR <-> DOM Communication
SAASM PRODUCTS OVERVIEW
Brandywine Communications 2018 Sales Meeting Cody WY May 15/
EUT 1040 Lecture 10: Programmable Logic Controllers Unrestricted.
PDR of Master Oscillator
Presentation transcript:

Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003

June 8, 2004IceCube DOMHub Hardware Review and Workshop 2 Big Picture ExacTime ET6000 GPS Clock(s) ExacTime ET6000 GPS Clock(s) DOM Hub Fan Out 1pps 10 MHz Equal Length Twisted Pairs; 10 Mhz, 1pps, RS-232; Cat5E with RJ-45s Slaved Rubidium Oscillator Inside, < 1x Allan Var. US Naval Observatory (~1E-15 Allan Var. ) UTC Balanced Drivers Master Clock Unit GTPrzybylski LBNL 6/8/2004 Serial DOM Hub ~90 DOM Hubs (With Oven Crystal option)

June 8, 2004IceCube DOMHub Hardware Review and Workshop 3 Rubidium Oscillator Allan Variance Figure from GTPrzybylski LBNL 10/13/2003

June 8, 2004IceCube DOMHub Hardware Review and Workshop 4 Rubidium Clock Phase Noise Figure from GTPrzybylski LBNL 10/13/2003

June 8, 2004IceCube DOMHub Hardware Review and Workshop 5 Accuracy and Precision The US Naval Observatory 20 Atomic Clock array keeps time to < 2x GPS Satellites Synchronized to USNO clock. DOMs more stable than XL GPS clocks 40ns RMS; 150ns Peak Error; 3E sec Allan variance Radio Propagation Path variations GPS Receiver Local Oscillator jitter. In House Cable Delays; Fixed Phase Shifts GPS Clock -to- Master Clock Unit Master Clock -to- DOM Hub Fan-Out Fan-out -to- DOR FPGA FPGA -to- Wire GTPrzybylski LBNL 10/13/2003

June 8, 2004IceCube DOMHub Hardware Review and Workshop 6 Inside the DOM Hub DOR card Clk Fan-OutCPU Cable From Master Clock Unit 20 MHz (Orange Twisted Pair) 1 Pulse per Second (Green Twisted Pair) RS-232 Time String (Brown Twisted Pair) Internal, equal length fanout cables Power Supplies Fans Monitors (Possibly Diskless) GTPrzybylski LBNL 10/13/2003

June 8, 2004IceCube DOMHub Hardware Review and Workshop 7 DSB: 1-to-8 Slave Clock Fan-out (PCI Card) 20 MHz Aux. Osc. Altera PLD EPM7064 The DOR Card Data Buffer SRAM 2 x 256Kx16 Cable Interface #0 Cable Interface #1 Cable Interface #2 Cable Interface #3 PCI-CorePCI-Core FLASH 1M x 8 ConfigJTAG Altera FPGA EP20K200E JTAG PCI Bus DOM 1..4 JTAG 96 V DOM MHz 1 pulse/second (Serial) Time String Master Clock KHS GTPrzybylski LBNL 10/13/2003

June 8, 2004IceCube DOMHub Hardware Review and Workshop 8 Communications Controller Altera EP1C20F400C8 DOR_Rev1, Block Diagram Data Buffer SRAM 2 x 256Kx16 Cable Interface #0 FLASH 2M x 8 Config. PLD Altera EPM7128BFC ConfigJTAG PCI Bus DOM 1..4 JTAG Clock +/-48 V DOM 5..8 PCI Bus-Ctrl Altera EP1K50FC256-1 JTAG Config Memory Bus Local Bus PLL QS5LV919 local Osc. Power-sw. #1..4 wired OR Power-filter #1..4 nPON_1..4 Clock_sel PCI Core DSB: 1-to-8 Slave Clock Fan-out (PCI Card) 20 MHz Aux. Osc. Master Clock 1PPS Serial Cable Interface #1 Cable Interface #2 Cable Interface #3 K-H Sulanke 6/8/.04

June 8, 2004IceCube DOMHub Hardware Review and Workshop 9 Signaling Issues: Maximize Noise Immunity in Counting House - Avoid Winter Noise Storms - Avoid Motor Noise, Welder Noise, etc… Minimize EMI and RFI - Computers and Instruments Proven Technology - Price - Component Availability - Track Record GTPrzybylski LBNL 6/8/04

June 8, 2004IceCube DOMHub Hardware Review and Workshop 10 Master Clock to DSB Like RS-485 GTPrzybylski LBNL 6/8/04

June 8, 2004IceCube DOMHub Hardware Review and Workshop 11 DSB to DOR LVDS GTPrzybylski LBNL 6/8/04

June 8, 2004IceCube DOMHub Hardware Review and Workshop 12 Master Clock Features [PY03, this year] Single ET6000 (Xtal, or Rubidium?) - OCXO: 10 Sec Allan Variance 2E-11, -120 dBc/Hz Phase Noise - Rubidium: 10 Sec Allan Variance 1E-11, -91 dBc/Hz Phase Noise 10 MHz from Half the Optional Outputs - Drive LEMO Inputs through coax 1 Hz from Half the Optional Outputs - Drive LEMO Inputs through coax RS-232 from (DTR) DB-9 - Daisy-Chain cable Cold Spare in Rack Heated “Radome” on TCH Roof (>-40°C) GTPrzybylski LBNL 6/8/04

June 8, 2004IceCube DOMHub Hardware Review and Workshop 13 PY03 Deployment GPS Clock (Hot) DOM Hub, String 0 DOM Hub, String 1 DOM Hub, String 2 DOM Hub, String 3 Temporary Counting House BOM: GPS Clock 4 identical BNC to LEMO cables (10 MHz) 4 identical BNC to LEMO cables (1 PPS) 1 Serial daisy-chain cable (Time String) Antenna Heater 10 MHz 1 PPS Serial Port cable GTPrzybylski LBNL 6/8/04

June 8, 2004IceCube DOMHub Hardware Review and Workshop 14 Master Clock Features [Post PY03] Multiple GPS clock inputs (?) - Fail-over (?); Voting (?) Status display (?) - Local Time display - Fault indicator - Fault Reporting - Selected Clock Clock Relay Port feeding back to MAPO (?) - Supply AMANDA with the IceCube Ref Clock CPU Monitoring Functions via POE, or CAN (?) - Voltages, Temperatures, Fans - CPU Reset; Power on/off GTPrzybylski LBNL 6/8/04

June 8, 2004IceCube DOMHub Hardware Review and Workshop 15 Summary DSB to DOR card Functionality Demonstrated GPS clock Drive to DSB demonstrated Firmware under development (Sulanke) possible involvement by LBNL too… DSB usable, as is, at the Pole for first deployment Oven Crystal GPS Clock in hand (ExacTime ET6000) Simplified Deployment Plan Exists for this year. GTPrzybylski LBNL 6/8/04