Test Configuration for Control For the test configuration we used a VME based control system, constituted by a VME crate with a VMPC4a from Cetia (CPU.

Slides:



Advertisements
Similar presentations
IT253: Computer Organization
Advertisements

GWDAW 16/12/2004 Inspiral analysis of the Virgo commissioning run 4 Leone B. Bosi VIRGO coalescing binaries group on behalf of the VIRGO collaboration.
Note Bandwidth utilization is the wise use of available bandwidth to achieve specific goals. Efficiency can be achieved by multiplexing; privacy and.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
Chapter 5 Computing Components. The (META) BIG IDEA Cool, idea but maybe too big DATA – Must be stored somewhere in a storage device PROCESSING – Data.
Data Acquisition System for 2D X-Ray Detector Beijing Synchrotron Radiation Facility (BSRF) located at Institute of High Energy Physics is the first synchrotron.
4.1 Chapter 4 Digital Transmission Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Chapter Preview  In this chapter, we will study:  The basic components of a telecomm system  The technologies used in telecomm systems  Various ways.
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
Products/Motion Motion Controller Intelligent Technology for Moving Performance MELSEC System Q.
Evaluating current processors performance and machines stability R. Esposito 2, P. Mastroserio 2, F. Taurino 2,1, G. Tortone 2 1 INFM, Sez. di Napoli,
Hardware and Software Basics. Computer Hardware  Central Processing Unit - also called “The Chip”, a CPU, a processor, or a microprocessor  Memory (RAM)
GigE Knowledge. BODE, Company Profile Page: 2 Table of contents  GigE Benefits  Network Card and Jumbo Frames  Camera - IP address obtainment  Multi.
Test results Test definition (1) Istituto Nazionale di Fisica Nucleare, Sezione di Roma; (2) Istituto Nazionale di Fisica Nucleare, Sezione di Bologna.
… when you will open a computer We hope you will not look like …
1 Understanding and Assessing Hardware To buy or upgrade? Evaluating your system: –CPU –RAM –Storage devices –Video output –Sound systems –Computer ports.
Information and Communication Technology Fundamentals Credits Hours: 2+1 Instructor: Ayesha Bint Saleem.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Test Of Distributed Data Quality Monitoring Of CMS Tracker Dataset H->ZZ->2e2mu with PileUp - 10,000 events ( ~ 50,000 hits for events) The monitoring.
Standard FTP and GridFTP protocols for international data transfer in Pamela Satellite Space Experiment R. Esposito 1, P. Mastroserio 1, F. Taurino 1,2,
Interferometer Control Matt Evans …talk mostly taken from…
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
(Preliminary) Results of Evaluation of the CCT SB110 Peter Chochula and Svetozár Kapusta 1 1 Comenius University, Bratislava.
The MPC Parallel Computer Hardware, Low-level Protocols and Performances University P. & M. Curie (PARIS) LIP6 laboratory Olivier Glück.
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
VIRGO Control System Upgrade: Multi-DSP Board Alberto Gennai INFN Pisa LIGO-G Z.
A Comparative Study of the Linux and Windows Device Driver Architectures with a focus on IEEE1394 (high speed serial bus) drivers Melekam Tsegaye
CMAQ Runtime Performance as Affected by Number of Processors and NFS Writes Patricia A. Bresnahan, a * Ahmed Ibrahim b, Jesse Bash a and David Miller a.
Amy Apon, Pawel Wolinski, Dennis Reed Greg Amerson, Prathima Gorjala University of Arkansas Commercial Applications of High Performance Computing Massive.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
04. November 2004 A. Freise A. Freise, M. Loupias Collaboration Meeting November 04, 2004 Alignment Status.
6-10 Oct 2002GREX 2002, Pisa D. Verkindt, LAPP 1 Virgo Data Acquisition D. Verkindt, LAPP DAQ Purpose DAQ Architecture Data Acquisition examples Connection.
1 Network Performance Optimisation and Load Balancing Wulf Thannhaeuser.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
A GRID solution for Gravitational Waves Signal Analysis from Coalescing Binaries: preliminary algorithms and tests F. Acernese 1,2, F. Barone 2,3, R. De.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Seismic Noise Coherence Measurements in Deep Salt Mines
A Grid Approach to Geographically Distributed Data Analysis for Virgo F. Barone, M. de Rosa, R. De Rosa, R. Esposito, P. Mastroserio, L. Milano, F. Taurino,
The VIRGO Suspensions Control System Alberto Gennai The VIRGO Collaboration.
Unit 1 Lecture 4.
TDAQ Experience in the BNL Liquid Argon Calorimeter Test Facility Denis Oliveira Damazio (BNL), George Redlinger (BNL).
1 Locking in Virgo Matteo Barsuglia ILIAS, Cascina, July 7 th 2004.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Markus Frank (CERN) & Albert Puig (UB).  An opportunity (Motivation)  Adopted approach  Implementation specifics  Status  Conclusions 2.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
B. Hirosky 12/14/00 FPGA + FIFO replaces: DMA P/IO buffers TSI device Keep ECL drivers BUY THIS! Same Basic Concept as L2Alpha, but with simplified implementation.
4. Operations and Performance M. Lonza, D. Bulfone, V. Forchi’, G. Gaio, L. Pivetta, Sincrotrone Trieste, Trieste, Italy A Fast Orbit Feedback for the.
Status report of the new NA60 “cluster” Our OpenMosix farm will increase our computing power, using the DAQ/monitoring computers. NA60 weekly meetings.
Possible LLRF Configuration in ILC Sigit Basuki Wibowo LLRF Workshop, Shanghai - Nov 5, 2015.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
Pasquale Migliozzi INFN Napoli
ATF/ATF2 Control System
CMS DAQ Event Builder Based on Gigabit Ethernet
Example of DAQ Trigger issues for the SoLID experiment
Chapter 13: I/O Systems.
Presentation transcript:

Test Configuration for Control For the test configuration we used a VME based control system, constituted by a VME crate with a VMPC4a from Cetia (CPU board with PowerPC 604 at 200 MHz, 64 MB RAM – 10Mbit Ethernet on board) and 12bit ADC- DAC mod. VDAD from PEP. The PC Farm is instead a section of the Farm implemented for the development and test of hardware and software configurations for local and distributed data analysis from coalescing binaries within the context of the Virgo experiment for gravitational waves detection. The farm consists of 8 APPRO 2114Xi with Pentium IV 2.4 GHz. The operating system installed on the Napoli farm is Linux RedHat 7.3, kernel , with the OpenMosix extensions. This farms if also included within the GRID geographical network. In fact, each node of the farm is configured as a dual-boot system and can operate as a “grid-element” when needed. The present configuration uses the master node as starting node, while the other nodes boot from the master node via network. Test Configuration for Control For the test configuration we used a VME based control system, constituted by a VME crate with a VMPC4a from Cetia (CPU board with PowerPC 604 at 200 MHz, 64 MB RAM – 10Mbit Ethernet on board) and 12bit ADC- DAC mod. VDAD from PEP. The PC Farm is instead a section of the Farm implemented for the development and test of hardware and software configurations for local and distributed data analysis from coalescing binaries within the context of the Virgo experiment for gravitational waves detection. The farm consists of 8 APPRO 2114Xi with Pentium IV 2.4 GHz. The operating system installed on the Napoli farm is Linux RedHat 7.3, kernel , with the OpenMosix extensions. This farms if also included within the GRID geographical network. In fact, each node of the farm is configured as a dual-boot system and can operate as a “grid-element” when needed. The present configuration uses the master node as starting node, while the other nodes boot from the master node via network. A Real-time Control System Prototype for Mechanical and Optical Systems based on Parallel Computing Techniques F. Acernese a,b, F. Barone c,b, R. De Rosa a,b, R. Esposito b, P. Mastroserio,b, L. Milano a,b, K. Qipiani b, S. Pardi a, F. Silvestri a,b, G. Spadaccini a,b a University of Napoli “Federico II” - Dept. of Scienze Fisiche, Napoli, Italy, I b INFN sez. Napoli, Napoli, Italy, I c University of Salerno - Dept. of Scienze Farmaceutiche, Fisciano, Salerno, Italy, I Motivation The automatic control systems of optical and mechanical systems requires both the perfect and continuous synchronisation of all the systems. This synchronization is generally obtained using specialised hardware (e.g. VME boards, etc.) and software, including real-time operating systems (i.e. LynxOS). These components are generally very expensive if large computing powers are required for the global control of optical and mechanical systems, like adaptive optics systems, mechanical suspensions for gravitational wave detection, optical inteferometers. Moreover, the management and upgrade of these systems is not an easy task. On the other hand, many techniques are now available for increasing the global available off-line computing power, based on standard units (PCs), standard network (Ethernet) and standard operating systems (Linux) and software. This large standardisation and development of special software packages makes it relatively easy to organise these units in clusters (using software tools like OpenMosix, MPI, GRID middleware, etc.) in order to increase the global computing power. As a consequence the cost/GFlop unit is very low in comparison with real-time systems. Therefore, taking into account that the network speed has been largely increased in these last years, we started to explore the possibility of application of off-line standard parallel computing architectures for the implementation of real-time control systems when a large real-time control computing power is required coupled with a limited control band. For this task, we used a control system prototype developed in Napoli for the low frequency control of a suspended optical interferometer and integrated it with the Napoli Computer Farm implemented for the development of off-line parallel data analysis of gravitational waves from coalescing binaries.Motivation The automatic control systems of optical and mechanical systems requires both the perfect and continuous synchronisation of all the systems. This synchronization is generally obtained using specialised hardware (e.g. VME boards, etc.) and software, including real-time operating systems (i.e. LynxOS). These components are generally very expensive if large computing powers are required for the global control of optical and mechanical systems, like adaptive optics systems, mechanical suspensions for gravitational wave detection, optical inteferometers. Moreover, the management and upgrade of these systems is not an easy task. On the other hand, many techniques are now available for increasing the global available off-line computing power, based on standard units (PCs), standard network (Ethernet) and standard operating systems (Linux) and software. This large standardisation and development of special software packages makes it relatively easy to organise these units in clusters (using software tools like OpenMosix, MPI, GRID middleware, etc.) in order to increase the global computing power. As a consequence the cost/GFlop unit is very low in comparison with real-time systems. Therefore, taking into account that the network speed has been largely increased in these last years, we started to explore the possibility of application of off-line standard parallel computing architectures for the implementation of real-time control systems when a large real-time control computing power is required coupled with a limited control band. For this task, we used a control system prototype developed in Napoli for the low frequency control of a suspended optical interferometer and integrated it with the Napoli Computer Farm implemented for the development of off-line parallel data analysis of gravitational waves from coalescing binaries. Experimental Results The experimental control system set-up used to test the control system is shown in figure, While the control system configuration is instead shown in figure The connection among the master CPUs is a point-to-point connection. In order to made the of data transmission we organized a first test by sending blocks of two bytes (corresponding to a 16bit ADC) continuously from one CPU to the other (and viceversa). In this way we measured the statistical time delay of the data transmission. The results obtained for this transfer span from a minimum of 90 us up to a maximum of 150 us. The second test was related instead to the measurement of the full time required from whole chain (from the ADC to the DAC via farm) that put a limit of about 100 Hz to the control band. This limit is anyway mainly due to the VME hardware used. Tests related to the real-time use of the full farm are still in progress, both on the possible parallel and serial computation configurations obtainable with the internal nodes of the farm. Experimental Results The experimental control system set-up used to test the control system is shown in figure, While the control system configuration is instead shown in figure The connection among the master CPUs is a point-to-point connection. In order to made the of data transmission we organized a first test by sending blocks of two bytes (corresponding to a 16bit ADC) continuously from one CPU to the other (and viceversa). In this way we measured the statistical time delay of the data transmission. The results obtained for this transfer span from a minimum of 90 us up to a maximum of 150 us. The second test was related instead to the measurement of the full time required from whole chain (from the ADC to the DAC via farm) that put a limit of about 100 Hz to the control band. This limit is anyway mainly due to the VME hardware used. Tests related to the real-time use of the full farm are still in progress, both on the possible parallel and serial computation configurations obtainable with the internal nodes of the farm. Results We experimentally demonstrated that using standard hardware and software we were able to implement a control system with our configuration up to 100 Hz control band with a computing power provided by the Pc master node of the farm. These tests are very promising in view of the extension of the computing power with the full inclusion of the internal nodes of the farm.Results We experimentally demonstrated that using standard hardware and software we were able to implement a control system with our configuration up to 100 Hz control band with a computing power provided by the Pc master node of the farm. These tests are very promising in view of the extension of the computing power with the full inclusion of the internal nodes of the farm. Magnets Coils Suspended Mass Laser Lens Beam Splitter PSD 2 PSD 1 Suspension points ADC Control DAC PSD Amplifiers Coil Driver Mirror Auxiliary Mirror Synchronous vs. Asynchronous In control system the control is obtained by simply acquiring data with a sampling period (or equivalently at a sampling frequency) generally ten times the control band. Therefore, once that the sampling frequency is chosen, the control band of the system is defined together with the maximum delay with which the acquired data (from ADC) must be presented at the output (DAC) after being processed for the generation of the control signal. As a consequence, the most strict requirement in a control system is to keep very stable and synchronous the sampling frequency (ADC frequency) and the conversion frequency (DAC frequency). The only requirement concerning the computation of the correction signal (control signal) is that it lasts always less than sampling time. Therefore, from the control theory point of view, every asynchronous system may be considered a synchronous one if its response time, although changing, is always less than the sampling time. Synchronous vs. Asynchronous In control system the control is obtained by simply acquiring data with a sampling period (or equivalently at a sampling frequency) generally ten times the control band. Therefore, once that the sampling frequency is chosen, the control band of the system is defined together with the maximum delay with which the acquired data (from ADC) must be presented at the output (DAC) after being processed for the generation of the control signal. As a consequence, the most strict requirement in a control system is to keep very stable and synchronous the sampling frequency (ADC frequency) and the conversion frequency (DAC frequency). The only requirement concerning the computation of the correction signal (control signal) is that it lasts always less than sampling time. Therefore, from the control theory point of view, every asynchronous system may be considered a synchronous one if its response time, although changing, is always less than the sampling time. Università degli Studi di Napoli “Federico II” Istituto Nazionale di Fisica Nucleare - Sezione di Napoli Università degli Studi di Salerno PC ETHERNET VME CPU ADC VME BUS DAC PC PC FARM PC CHEP03 - March 24-28, La Jolla, California