ALMA Real Time Control System Jeff Kern Ralph Marson, Thomas Juerges.

Slides:



Advertisements
Similar presentations
Real Time Versions of Linux Operating System Present by Tr n Duy Th nh Quách Phát Tài 1.
Advertisements

System Integration and Performance
Secure Operating Systems Lesson 2: OS Fundamentals.
Open AUC Update CFA & Sednterp San Antonio HARDWARE Open AUC.
Slide 4-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 4 Computer Organization.
Slide 3-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 3 3 Operating System Organization.
Sensor Network Platforms and Tools
Lecture 12 Page 1 CS 111 Online Devices and Device Drivers CS 111 On-Line MS Program Operating Systems Peter Reiher.
Substation Automation (S.A) System Project Supervisor: Stuart Wildy.
Linux Migration GBT e2e Software Review May 3, 2005 Ramon Creager Melinda Mello
Chapter 13 Embedded Systems
PC To GT Program Load Shachar Rosenberg Alex Normatov Technion - Digital Lab.
Ritu Varma Roshanak Roshandel Manu Prasanna
Chapter 13 Embedded Systems
DMX512 Programmable Theater Lighting Controller Jeff Sand and Kris Kopel Advisor: Dr. Don Schertz May 8, 2001.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Mid-Semester Presentation Spring 2005 Network Sniffer.
Introduction Operating Systems’ Concepts and Structure Lecture 1 ~ Spring, 2008 ~ Spring, 2008TUCN. Operating Systems. Lecture 1.
Chapter 13 Embedded Operating Systems Eighth Edition By William Stallings Operating Systems: Internals and Design Principles.
INTRODUCTION Chapter 1.
Peter Stefan, NIIF 29 June, 2007, Amsterdam, The Netherlands NIIF Storage Services Collaboration on Storage Services.
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
EtherCAT Protocol Implementation Issues on an Embedded Linux Platform
Reference: / Parallel Programming Paradigm Yeni Herdiyeni Dept of Computer Science, IPB.
A. Homs, BLISS Day Out – 15 Jan 2007 CCD detectors: spying with the Espia D. Fernandez A. Homs M. Perez C. Guilloud M. Papillon V. Rey V. A. Sole.
S1.6 Requirements: KnightSat C&DH RequirementSourceVerification Source Document Test/Analysis Number S1.6-1Provide reliable, real-time access and control.
K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.
Chapter 6 Operating System Support. This chapter describes how middleware is supported by the operating system facilities at the nodes of a distributed.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Hartman1P1004 Leo Hartman Canadian Space Agency A VHDL Implementation of an On-board Autonomy Solution.
GPS based time synchronization of PC hardware Antti Gröhn
GBT Interface Card for a Linux Computer Carson Teale 1.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Architectures of distributed systems Fundamental Models
The Control System for the Caltech Millimeter Array Steve Scott OVRO.
Advanced Computer Architecture 0 Lecture # 1 Introduction by Husnain Sherazi.
August 1, 2001Systems Architecture II1 Systems Architecture II (CS ) Lecture 9: I/O Devices and Communication Buses * Jeremy R. Johnson Wednesday,
“Politehnica” University of Timisoara Course No. 2: Static and Dynamic Configurable Systems (paper by Sanchez, Sipper, Haenni, Beuchat, Stauffer, Uribe)
7. CBM collaboration meetingXDAQ evaluation - J.Adamczewski1.
Author George Peck EVLA Hardware Monitor & Control PDR March 13, EVLA MONITOR AND CONTROL HARDWARE REQUIREMENTS.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
ICALEPCS’ GenevaACS in ALMA1 Allen Farris National Radio Astronomy Observatory Lead, ALMA Control System.
Chapter 4 MARIE: An Introduction to a Simple Computer.
Author George Peck EVLA Hardware Monitor & Control PDR March 13, MIB FUNCTIONALITY.
GLAST LAT Project CERN Testbeam WorkShop, Pisa, 20 March 2006 David Smith & Denis Dumora VME DAQ 1 The Bordeaux Data Acquisition system
ICALEPCS 2005 Geneva, Oct. 12 The ALMA Telescope Control SystemA. Farris The ALMA Telescope Control System Allen Farris Ralph Marson Jeff Kern National.
SensorWare: Distributed Services for Sensor Networks Rockwell Science Center and UCLA.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Time Management.  Time management is concerned with OS facilities and services which measure real time.  These services include:  Keeping track of.
Bill SahrEVLA Advisory Committee Meeting September 8-9, EVLA Monitor & Control.
4. Operations and Performance M. Lonza, D. Bulfone, V. Forchi’, G. Gaio, L. Pivetta, Sincrotrone Trieste, Trieste, Italy A Fast Orbit Feedback for the.
COMPASS DAQ Upgrade I.Konorov, A.Mann, S.Paul TU Munich M.Finger, V.Jary, T.Liska Technical University Prague April PANDA DAQ/FEE WS Игорь.
1 Chapter 2: Operating-System Structures Services Interface provided to users & programmers –System calls (programmer access) –User level access to system.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
CIT 140: Introduction to ITSlide #1 CSC 140: Introduction to IT Operating Systems.
Chapter 3 Getting Started. Copyright © 2005 Pearson Addison-Wesley. All rights reserved. Objectives To give an overview of the structure of a contemporary.
Computing Architecture
Simulation Requirements
Linux Operating System Architecture
What is an Operating System?
SCADA Communication and Architecture Principles
EVLA System PDR System Overview
An Embedded Systems Course and Course
Architectures of distributed systems Fundamental Models
Architectures of distributed systems Fundamental Models
Architectures of distributed systems
EPICS: Experimental Physics and Industrial Control System
Architectures of distributed systems Fundamental Models
Chapter 2 Operating System Overview
Chapter 13: I/O Systems.
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

ALMA Real Time Control System Jeff Kern Ralph Marson, Thomas Juerges

Real Time Control System Real Time Control is the portion of the system which has fixed timing requirements ALMA uses a 48-ms timing pulse to synchronize commands across the Array –Synchronization below the 48-ms level is done in hardware

Real Time Subsystems in ALMA Fringe and Delay Tracking –Distributed: Done partially at the Antenna (64) and partially in the Correlator (2) Antenna Pointing –At least 66 Antennas Data Acquisition –Correlators (2) –Total Power (Square Law) Detectors 2 kHz / Baseband / Polarization / Antenna –Holography Receiver for Beacon Holography

Hardware Architecture Array Operations Site (AOS) Operations Support Facility (OSF) Operator Console (Master) Archive Online Processing Antenna Bus Master (ABM) Hardware Device 48- ms Pulse Array Real Time Machine (ARTM) ALMA Compact Array Correlator 12-M Array Correlator Hardware Device Hardware Device Ethernet ALMA Monitor and Control Bus (AMB)

Software Architecture Most Control systems for large telescopes have the same high level architecture. MasterArchive Weather Station Back EndFront EndMount Software Bus (Middleware)

ALMA Monitor and Control Bus (AMB) Controller Area Network (CAN) –1 Mbit / s Multidrop Serial Protocol –35-m Bus Length with up to 32 Nodes / bus –29 Bit address scheme AMB adds to the Controller Area Network (CAN) standard. –Master-Slave architecture to prevent collisions on the bus (provides determinism) –Broadcast protocol (device discovery) Timing Event RS-485 Reset Pulse November 17-21, Santiago6ALMA Computing Review

Software Design Local Control Units (ARTM, ABM, etc) are Linux systems with a real time kernel –Real-Time code is written as kernel modules –Minimize real time code Timing Event interrupt handler Real time aware device driver Non-Deterministic Ethernet between master and real time computers. –Commands are queued in advance (~1 sec) and are executed by the interrupt handler.

Lessons Learned A larger middleware does not necessarily produce smaller device interfaces. Modern Programmable Logic Devices (FPGAs) are often a better solution than general purpose real time computers. –Better Latency –Integrated with the hardware –Allow true parallel behavior

Is this the End of Real Time? Some applications still require general purpose real time computers: –Data Acquisition –Real Time Data Processing (Adaptive Optics) –Distributed Servo Systems Small projects without a VHDL expert and no resources to invest in developing one.