04/26/05 Anthony Singh, Carleton University, 2005 1 MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Advertisements

COMP541 Transistors and all that… a brief overview

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course MOS circuits: basic construction.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Introduction to Digital Systems By Dr. John Abraham UT-Panam.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

1 Delay Insensitivity does not mean slope insensitivity! Vainbaum Yuri.

10/27/05ELEC / Lecture 161 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Design of Variable Input Delay Gates for Low Dynamic Power Circuits

10/25/05ELEC / Lecture 151 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Dec. 1, 2005ELEC Class Presentation1 Impact of Pass-Transistor Logic (PTL) on Power, Delay and Area Kalyana R Kantipudi ECE Department Auburn.

Design, Verification, and Test of True Single-Phase Adiabatic Multiplier Suhwan Kim IBM Research Division T. J. Watson Research Center, Yorktown Heights.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,

Characterization of a CMOS cell library for low-voltage operation

Fall 2006, Oct. 17 ELEC / Lecture 9 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis: Logic Level.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 13 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino.

10/20/05ELEC / Lecture 141 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Fall 2006: Dec. 5 ELEC / Lecture 13 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Adiabatic Logic Vishwani.

10-7 Metal-Oxide Semiconductor （ MOS ）  Field-Effect Transistor （ FET ） Unipolar transistor Depend on the flow of only one type of carrier JFET, MOS 

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 18: Static Combinational Circuit Design (2/2) Prof. Sherief Reda Division.

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Computer Architecture Lecture – 1.  Computer Organization and Design (third edition)  David A. Patterson  John L. Hennessy  Computer Organization.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.

Power Saving at Architectural Level Xiao Xing March 7, 2005.

Evolution in Complexity Evolution in Transistor Count.

32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S.

Shashi Kumar 1 Logic Synthesis: Course Introduction Shashi Kumar Embedded System Group Department of Electronics and Computer Engineering Jönköping Univ.

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

High Speed 64kb SRAM ECE 4332 Fall 2013 Team VeryLargeScaleEngineers Robert Costanzo Michael Recachinas Hector Soto.

TEMPLATE DESIGN © Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi.

Abdullah Aldahami ( ) Feb26, Introduction 2. Feedback Switch Logic 3. Arithmetic Logic Unit Architecture a.Ripple-Carry Adder b.Kogge-Stone.

A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Junfeng Zhou Wim Dehaene Update of the “Digital EMC project”

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

DCSL & LVDCSL: A High Fan-in, High Performance Differential Current Switch Logic Families Dinesh Somasekhaar, Kaushik Roy Presented by Hazem Awad.

Using Cycle Efficiency as a System Designer Metric to Characterize an Embedded DSP and Compare Hard Core vs. Soft Core Advisor Dr. Vishwani D. Agrawal.

Low Power – High Speed MCML Circuits (II)

NTU Confidential Test Asynchronous FIR Filter Design Presenter: Po-Chun Hsieh Advisor:Tzi-Dar Chiueh Date: 2003/12/1.

L 19: Low Power Circuit Optimization. Power Optimization Modeling and Technology Circuit Design Level –logic Families –low-power Flip-Flops –low-power.

A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明教授學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;

Jordi Madrenas Daniel Fernández Jordi Cosp Advanced Hardware Architectures Group Department of Electronic Engineering Universitat Politècnica de Catalunya.

Design of an 8-bit Carry-Skip Adder Using Reversible Gates Vinothini Velusamy, Advisor: Prof. Xingguo Xiong Department of Electrical Engineering, University.

Computer Architecture Souad MEDDEB

LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA Project Guide: Smt. Latha Dept of E & C JSSATE, Bangalore. From: N GURURAJ M-Tech,

Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course MOS circuits: basic construction.

A Class presentation for VLSI course by : Maryam Homayouni

Project : GasP pipeline in asynchronous circuit Wilson Kwan M.A.Sc. Candidate Ottawa-Carleton Institute for Electrical & Computer Engineering (OCIECE)

Aim: To present the concepts of basic structure of computers, arithmetic operations, processing unit, memory system and I/O organization. Objective: To.

Seok-jae, Lee VLSI Signal Processing Lab. Korea University

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.

July 2, 2001Systems Architecture I1 Systems Architecture II (CS 282) Lab 3: State Elements, Registers, and Memory * Jeremy R. Johnson Monday July 2, 2001.

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

GATE DIFFUSION INPUT: A low power digital circuit design

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.

M V Ganeswara Rao Associate Professor Dept. of ECE Shri Vishnu Engineering College for Women Bhimavaram Hardware Architecture of Low-Power ALU using Clock.

Authors: Tong Lin, Kwen-Siong Chong, Joseph S. Chang, and Bah-Hwee Gwee Journal: IEEE Journal of Solid-State Circuits, vol. 48, no. 2, 2013 Presented by:

Adiabatic Technique for Energy Efficient Logic Circuits Design

ELEC 5270/6270 Spring 2011 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.

Presentation transcript:

04/26/05 Anthony Singh, Carleton University, MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony Singh

04/26/05 Anthony Singh, Carleton University, Agenda Project Goal Discussion of Divider circuit design Discussion on Divider circuits simulation results Conclusions

04/26/05 Anthony Singh, Carleton University, Project Goals Build a Fixed Point Integer Divider, using MCML circuits Compare Energy saving of a standard MCML to Clock Delayed MCML (Dynamic MCML)

04/26/05 Anthony Singh, Carleton University, Discussion of Divider Circuit Design Built all analog circuits (gates): XOR2, Full Adder, D- latch, etc... using MCML logic style Used a State Machine to control all blocks to sequence the division process. Coded the State Machine using Verilog Combined the analog circuits and Verilog state machine into a Mixed signal system design, to simulate the entire design operation

04/26/05 Anthony Singh, Carleton University, Radix-2 SRT Divider Circuit

04/26/05 Anthony Singh, Carleton University, System simplifications made during the design process Power Supply voltage, VDD = 1.2V. Single ended ΔV=400mV output swing, 0.8mV to 1.2mV. Fixed Current Source, Ibias, of 10uA was used for all gates.

04/26/05 Anthony Singh, Carleton University, Circuit simplifications made during design transistor sizes were determined by using the transistor sizing ratios from Jason Musicer's Thesis[7] and scaling them accordingly for CMOS 0.18um. While keeping the transistors sizes for multi-level transistors stacks such as the 3-input XOR, was not optimal, I found from the simulations that this simplification did not effect the speed or shape of the output waveform from the gate too much. the reference voltages for the NMOS current source transistor and PMOS load transistor were determined by sweeping the Gate to Source voltage with the requirements MCML gate specifications from above. While I could have achieved greater speed from the MCML gates by increasing the Ibias current or reducing the output voltage swing, I decided to keep the Ibias current the same across all gates to simplify the over design. Also, 400mVpp is an industry standard for MCML gates.

04/26/05 Anthony Singh, Carleton University, More results Total power consumption from VDD was measured to be 1.17mA rms. Independent of clock frequency (as expected).

04/26/05 Anthony Singh, Carleton University, Output Waveforms

04/26/05 Anthony Singh, Carleton University, More Output waveforms

04/26/05 Anthony Singh, Carleton University, Conclusions Standard MCML is not a good choice for building a Divider circuit, since blocks which are not actively processing data, consume power regardless. A Divider circuit spends most of its time in an iterative loop, while many components wait for data to pass through the Adder/Subtracter Speed of Adder/Subtracter is vital to speed of the Divider circuit. A Divider is a good circuit to be implemented using Asynchronous design techniques. Inherently an Ack/Nack type of process. Idea: use the Req/Ack signals as clock signals to into the MCML gate for switching the current source on/off

04/26/05 Anthony Singh, Carleton University, References [1] David A. Patterson and John L. Hennessy, “Computer Organization & Design – The Hardware/Software Interface”, Morgan Kaufmann Publishers, San Mateo, CA, 1993 [2] V. Carl Hamacher, Zvonko G. Vranesic, Safwat G. Zaky, “Computer Organization – 3 rd Edition”, McGraw-Hill, 1990 [3] Joseph J. F. Cavanagh, “Digital Computer Arithmetic – Design and Implementation”, McGraw-Hill, 1984 [4] C. C. Wang, C.J. Huang, and G. C. Lin, “Cell-based implementation of radix-4/2 64b dividend 32b divisor signed integer divider using the COMPASS cell library”, IEE Proc. Comput. Digit. Tech, Vol.147, No.2, pp , March 2000 [5] M. W. Allam and Mohamed I. Elmasry, “Dynamic current mode logic (DyCML): a new low-power high- performance logic style”, Solid-State Circuits, IEEE Journal of,Volume: 36, Issue: 3, Pages:550 – 558, March 2001 [6] Mohab H. Anis and Mohamed I. Elmasry, “Self-Timed MOS Current Mode Logic for Digital Applications”, IEEE, V , 2002 [7] Jason Musicer, “An Analysis of MOS Current Mode Logic for Low Power and High Performance Digital Logic”, Thesis, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley.