TP gate TP line 1 TP line 2 SlowCtrlRS232 SL PW thr Thr remote/local Thr set I2C 5V 2.5V Fast masks TP Lvds output for scalers gate control Slowctrl connector.

Slides:



Advertisements
Similar presentations
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
Advertisements

20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
The MAD chip: 4 channel preamplifier + discriminator.
Jan-01HERAB-FCS1 Hera-B Fast Control System G. Hochweller G. Delfs P. Gasiorek.
Measuring Cosmic Ray Flux with a trigger and CAMAC readout - Page 1 Connect the Fluke 415 HV supply output to the input of the voltage distribution box.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Slide 1UCSB CMS Weekly Status MeetingCMS 4-Hybrid Test System Sam Burke EE UCSB 4-Hybrid Thermal Test System Status 11 August 2003 Sam Burke UCSB HEP Group.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
CheckSystem 2.1 Portable Test Systems Page 1 April 2011.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Status of the digital readout electronics Mauro Raggi and F. Gonnella LNF Photon Veto WG CERN 13/12/2011.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Detectors - what detectors are available diamond / silicone - transport / shipping - 3 ROCs at UT? ROC Operation / Readout Modules (ED) - what modules.
UCN-nEDM DAQ DAQ and Slow Control L.Lee 1 July 3, 2013.
1 Status of the Test System of the MWPC for the LHCb Muon System Andre’ Massafferri (Universita’ Tor Vergata – INFN sezione II - Roma) V. Bocci, R. Nobrega.
Nectar F2F, Barcelona /8/2015K.-H. Sulanke, DESY1 Digital Camera Trigger Status September 2013 K.-H. Sulanke DESY.
Gauge Operation and Software by Scott A. Ager. Computer Recommendations 750 MHz Pentium III 64 Meg SRAM 40 Gig Hard Drive 1024 x 768 graphics CD Writer.
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
Plans for the 2015 Run Vito Palladino Straw Working Group 2/2/2015.
ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
MICE CM16 Oct 2006Jean-Sébastien GraulichSlide 1 Detector DAQ Status o Since CM15 o Detector DAQ software o Interface DDAQ / Mice Control & Monitoring.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
March 6, INST02, Novosibirsk1 Electronics for the  e  experiment at PSI Short introduction Trigger electronics DAQ electronics Slow Control For the.
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
1 New TOT design for the LAV F.E. electronics M. Raggi, P. Valente G. Corradi, D. Tagnani LNF electronic service TDAQ Working Group 29/05/2009.
Dressing Test for the LHCb Muon MWP Chambers LECC 2006 Valencia Speaker: Rafael Antunes Nobrega (INFN Roma1) INFN Roma1: V. Bocci, R. Nobrega INFN Roma2:
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
Running SPD OUTLINE VFE and CB overview Mapping CB panel: -Regulator board tab: how to switch ON/OFF the VFEs -Control tab: how to mask VFE -Test tab:
DEPT OF MODERN PHYSICS, USTC Electronics System of MC IHEP, Beijing ___________________________________________ Muon Group, USTC, Hefei.
Trip-t testing progress report
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
CMX Collection file for current diagrams 30-Apr-2014.
MPPC mass check Hidetoshi OTONO. Change point ADC Gate width : 6ns => 35ns Gain mesurement without LED.
1 Plans for first beams - - triggers from the BRM group (BSC, BPTX) Gábor Veres for the BRM group CMS Trigger Technical Coordination Meeting 8 October,
Giovanni Grieco Marketing Division 9th Topical Seminar on Innovative Particle and Radiation Detectors May 2004 Siena,
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
26/May/2008Calor LHCb Preshower(PS) and Scintillating pad detector (SPD): commissioning, calibration, and monitoring Eduardo Picatoste Universitat.
Ba A B B1 FADC B2 SD_FP FLEX_I/O ROC VME64x A: [ HELICITY, HELICITY_FLIP ] (NIM or ECL) Port 1 Port 2 a: [ HELICITY, HELICITY_FLIP ] (LVDS) B: [ HELICITY_TRIGGER,
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
Chamber electronics test bench Valerio Bocci Rafael Nobrega, Davide Pinci (INFN sez. Roma) Giovanni Carboni,Andre Massaferri,Roberto Messi, Emanuele Santovetti.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.
Plans for the 2015 Run Michal Koval, Peter Lichard and Vito Palladino TDAQ Working Group 25/3/2015.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
On Chamber Front End electronics Test Valerio Bocci Rafael Nobrega, Davide Pinci (INFN sez. Roma) Giovanni Carboni,Andre Massaferri,Roberto Messi, Emanuele.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Setup for automated measurements (parametrization) of ASD2 chip
Data Acquisition (DAQ) Status
EMC Electronics and Trigger Review and Trigger Plan
Slot number is not critical. Traditionally, Slot 2: ADC,
Front-end electronic system for large area photomultipliers readout
How to output NW camera picture to external monitor.
HallD Collaboration Meeting Jefferson Lab December 11-13, 2003
BUCKEYE has internal shift register which controls calibration
HCAL DAQ Interface Eric Hazen Jim Rohlf Shouxiang Wu Boston University
Presentation transcript:

TP gate TP line 1 TP line 2 SlowCtrlRS232 SL PW thr Thr remote/local Thr set I2C 5V 2.5V Fast masks TP Lvds output for scalers gate control Slowctrl connector -> to SL RS232 connector -> to PC I2C activity monitor 5V and 2.5V monitor SL power -> to SL Pc or local threshold control switch (in local Vth= PC+manual) Check threshold value SL power and control system Trimmer to set local threshold TP connectors -> to SL Fast masks control (line 1 and 2): - Pc control - channels always enabled To PC To vme crate To SL

VME crate Scaler 3 Scaler 2 Scaler 5 Scaler 4 Scaler 8Scaler 10 Scaler 9 Scaler 12 Scaler 11 Scaler 1Scaler 7 Scaler 6 Scaler -> 32 channel -> 2 FEB Bridge VME-PCI Scintillator 1 (analog input) Scintillator 2 (analog input) Scintillator 1 (NIM output) Scintillator 2 (NIM output) Scint 1 & 2 thr Delayed Scint AND norm/compl Set delay Scint AND norm/compl TP gate Line 1 and 2 Lvds From SL PW Fiber cable -> to PC Network cable CPU 1CPU 2CPU 3 Scaler gate OR of 4 inputs TTL Scaler gate OR of 4 inputs TTL NIM gate Gate generation for scalers

FE TEST Main Window Not activeSerial port Test menu Threshold: PC/local Single FEB control Check FE presence 20ch FEB

TEST Menu Scalers disabledScalers enabled Show/hide scalers window (set/view working parameters)

Noise Scalers gate: 1s Gate internal Threshold: 15mV For other parameters Use scaler main window

Test TestPulse Some errors (cosmics or/and noise) Test line 0 TestPulse Test line 1 TestPulse

Test Masks Must be 0 Channel under test enabled, all others masked Channel under test disabled, all others enabled Test crosstalk Test masking

Test line 0 fast masks Test line 1 fast masks Must be 0 Test Masks Lines

Test width Rate must decrease for all channels

Must be 0 Temp Chart

scaler 1 scaler 2 scaler 4 scaler 9 scaler 6 scaler 5 scaler 3 scaler 11 scaler 10 scaler 7 scaler 8 Scaler Window Start acquisition Stop acquisition Software ctrl gate external gate Internal AND external 1 s gate Enabled/disabled single scaler Overflow flag