B. BOUDJELIDA1 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 University of Manchester: Progress on LNA Programme B. Boudjelida, A. Sobih,

Slides:



Advertisements
Similar presentations
Heat Generation in Electronics Thermal Management of Electronics Reference: San José State University Mechanical Engineering Department.
Advertisements

B. BOUDJELIDA 2 nd SKADS Workshop October 2007 Large gate periphery InGaAs/InAlAs pHEMT: Measurement and Modelling for LNA fabrication B. Boudjelida,
RF Electronics Engineering
EC 2208 – Electronic Circuits Lab 1
Design of a Low-Noise 24 GHz Receiver Using MMICs Eric Tollefson, Rose-Hulman Institute of Technology Advisor: Dr. L. Wilson Pearson.
The High Voltage/High Power FET (HiVP)
1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明 學生 : 黃世一
Institute of Ultra High frequency Semiconductor Electronics of Russian Academy of Sciences Design of monolithic microwave integrated circuits in Institute.
Built-In Self-Test for Radio Frequency System-On-Chip Bruce Kim The University of Alabama.
Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virgínia Helena Varotto Baroncini Oscar da Costa Gouveia Filho.
UWB Amplifier Sarah Kief and Saif Anwar Advisor: Dr. Prasad Shastry 2008 Senior Project Bradley University Electrical Engineering.
Equivalent Circuits - Resistors Resistor noise is dominated by thermal noise: Noiseless Resistor Noisy Resistor Noise Source.
Highly Linear Power Amplifiers for Broadband Wireless Applications Power Amplifiers for Wireless Communications Workshop September 9, 2002 M. Siddiqui,
Microwave Interference Effects on Device,
Why study SOI MOSFETs nonlinearities ?
October 5, 2005“Broadband Impedance Matching”1 Broadband Impedance Matching for Inductive Interconnect in VLSI Packages ICCD 2005 Authors: Brock J. LaMeres,
Cambridge, Dec 2010Considerations for AA-lo LNA Dr Saswata Bhaumik PDRA of: Dr Danielle George The University of Manchester.
Low Noise Amplifier. DSB/SC-AM Modulation (Review)
Microwave Amplifier Design
Meteor Receiver Olajide Durosinmi Hugh Kinsel Kenny Mills Austin Pierce Nick Stelmashenko October 21, 2009.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Simple and Accurate Approach to Implement the Complex Trans-Conductance in Time- Domain Simulators M. Homayouni, D. Schreurs, and B. Nauwelaers K.U.Leuven,
Design of LNA at 2.4 GHz Using 0.25 µm Technology
Microwave Engineering, 3rd Edition by David M. Pozar
Study of 60GHz Wireless Network & Circuit Ahn Yong-joon.
Agenda Introduction Overview of RF Design Process Case Study: RF Front-End  Low-Noise Amplifier (LNA)  Duplexer  Power Amplifier Measurement for Design.
87 GHz Static Frequency Divider in an InP-based Mesa DHBT Technology S. Krishnan, Z. Griffith, M. Urteaga, Y. Wei, D. Scott, M. Dahlstrom, N. Parthasarathy.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Introduction to Controlling the Output Power of a Transistor Stage A load network will be designed to maximize the output power obtainable from the Mitsubishi.
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明 教授 學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.
V. Paidi, Z. Griffith, Y. Wei, M. Dahlstrom,
A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
LNA Technologies and Topologies SKADS SKA LNA Technologies and Topologies Saswata Bhaumik PhD Student Dr Danielle George The University of Manchester.
RFIC – Atlanta June 15-17, 2008 RTU1A-5 A 25 GHz 3.3 dB NF Low Noise Amplifier based upon Slow Wave Transmission Lines and the 0.18 μm CMOS Technology.
Sanae Boulay, Limelette, Nov 05 th 20091/20 S. Boulay, B. Boudjelida, A. Sharzad, N. Ahmad, M. Missous Novel Ultra Low Noise Amplifiers based on InGaAs/InAlAs.
A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明 教授 學 生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.
RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen.
A Unified Approach to Design Distributed Amplifiers Rasit Onur Topaloglu PhD. Student
Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.
Final Design Review of a 1 GHz LNA / Down-Converter Charles Baylis University of South Florida April 22, 2005.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
© Sean Nicolson, BCTM 2006 © Sean Nicolson, 2007 A 2.5V, 77-GHz, Automotive Radar Chipset Sean T. Nicolson 1, Keith A. Tang 1, Kenneth H.K. Yau 1, Pascal.
Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.
3-Stage Low Noise Amplifier Design at 12Ghz
Microwave Office 2005 Training Linear Simulation – Low Noise Amplifier
A 3-V Fully Differential Distributed Limiting Driver for 40 Gb/s Optical Transmission Systems D.S. McPherson, F. Pera, M. Tazlauanu, S.P. Voinigescu Quake.
Dr Danielle Kettle1 LNA progress 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA progress.
1 Operational Amplifiers 1. 2 Outlines Ideal & Non-ideal OP Amplifier Inverting Configuration Non-inverting Configuration Difference Amplifiers Effect.
Prepared by: Garima Devpriya ( ) Jamila Kharodawala ( ) Megha Sharma ( ) ELECTRONICS DEVICES AND CIRCUITS G.H.Patel.
Solid State Amplifier Circuit Design Student: Branko Popovic Advisor: Geoff Waldschmidt.
Passive Integrated Elements Robert H. Caverly, Villanova University The creation of these notes was supported by a Grant from The National Science Foundation.
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
P RESENTATION ON MONOLITHIC MICROWAVE INTEGRATED CIRCUITS PASSIVE COMPONENTS SUBMITTED BY:- AJAY KAUSHIK(088/ECE/09 ) NAMAN KUMAR(082/ECE/09 )
DC bias circuit effects in CV measurements A.Chilingarov, D.Campbell Lancaster University, UK 9 th RD50 Workshop CERN,
Chapter 13 Small-Signal Modeling and Linear Amplification
GaAs Process & Devices Anurag Nigam.
Lab11: Power Combiners & Dividers
M. Manghisoni, L. Ratti, V. Re, V. Speziali, G. Traversi
Recall-Lecture 4 Current generated due to two main factors
Lets Design an LNA! Anurag Nigam.
Day 2 I_DC RFin RFout Bias De-coupling Circuit Lab5: Device Biasing.
Variable Gain CMOS LNA MOREIRA E SILVA, Paulo Marcio, DE SOUSA, Fernando Rangel Introduction Simulation.
Small-Signal Modeling and Linear Amplification
Chapter 1 Introduction to Electronics
DS4-T1 FRONT-END TECHNOLOGIES
Presentation transcript:

B. BOUDJELIDA1 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 University of Manchester: Progress on LNA Programme B. Boudjelida, A. Sobih, A. Bouloukou, S. Arshad, S. Boulay, J. Sly and M. Missous School of Electrical and Electronic Engineering University of Manchester

B. BOUDJELIDA2 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 OUTLINE Introduction LNA Elements Modelling (pHEMTs and passives) Noise measurements LNA Results MMIC using InP (RF + noise) MIC using off-the shelves components (AVAGO + NEC transistors) Noise predictions for next LNA Conclusions ~ 5 cm pHEMTs Resistors Capacitors Inductors ~ 1 mm

B. BOUDJELIDA3 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Workflow at University of Manchester Parameter extraction & device modelling Material growth Material assessment Process set-up and fabrication DC & RF measurements LNA circuit design LNA building blocks library LNA Fabrication! Process set-up LNA testing Noise measurements LNA layout design LNA Measurement Introduction

B. BOUDJELIDA4 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA Elements Modelling: passives and pHEMTS For all passives, good “scalable” models successfully obtained as a function of physical parameters 4 x 200 µm (XMBE109-Run1) V p = -1.3 eV Gm = 300 mS/mm F t ~ 30 GHz F max ~ 35 GHz Good agreement between linear, non-linear and measured data.

B. BOUDJELIDA5 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA Elements InGaAs/InAlAs pHEMTs Noise Measurements For better noise, the devices MUST be biased at low VDS  good for power dissipation! XMBE109 – 4x200 μm device: Noise figure in a 50Ω system at different bias points (Freq=1GHz).  VDS=1V : NF50 ~ 1dB (lower for higher current)  Lowest NF for lower VDS : WHY?  Gate leakage due to impact ionization!

B. BOUDJELIDA6 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October NFmin (dB) Frequency (GHz) LNA Elements InGaAs/InAlAs pHEMTs Noise Measurements Independent Lab: MC2 (spin-off IEMN Lille) XMBE109 – 4x200 μm device: Minimum noise figure extracted from the “F50” method. Extraction of the noise parameters relies on the equivalent circuit. NFmin ~ 0.5 1GHz VDS=1V; 10%IDSS

B. BOUDJELIDA7 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October Frequency (GHz) NFmin (dB) LNA Elements InGaAs/InAlAs pHEMTs Noise Measurements Independent Lab: MC2 (spin-off IEMN Lille) XMBE109 – 4x200 μm device: Minimum noise figure measured using the multi-impedance method (tuner). Measurement independent of the equivalent circuit! Expensive… requires accurate tuners. NFmin ~ GHz !! This method is believed to give more accurate results BUT the “true” NFmin is likely to lie between the 2 measurement methods.  NFmin ~ 0.2 1GHz VDS=1V; 10%IDSS

B. BOUDJELIDA8 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Transistor biased at 20% IDSS (VD = 1V ; ID~40 mA) LNA circuit No input inductor, use of large resistor, parameters optimized for best performance Ld series resistance + Rb are used for biasing the drain Comments: GSG - 100μm pitch probes LNA layout GSG - 100μm pitch probes Fabricated LNA LNA Results InP MMIC design, fabrication and measurement

B. BOUDJELIDA9 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA Results InP MMIC RF and Noise results Discrepancies with noise highly likely to be due to NiCr resistors process Could also be due to measurement issues (no decoupling probes for DC feed)

B. BOUDJELIDA10 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA Results MIC design, fabrication and measurement NEC transistors, Double-stage circuit, optimised for GHz operation Goals:  Demonstrate the validity of the model predictions  “Easy-to-assemble” using commercial off the shelves components  Could be used for demonstrators such as 2PAD

B. BOUDJELIDA11 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA Results MIC design, fabrication and measurement 8 different LNAs designed using NEC and Avago transistors Single and double-stage circuits being measured now!  Very good noise predictions! NF < 0.6 dB !

B. BOUDJELIDA12 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA circuit Input bias and impedance match off-chip L series resistances used for drain biasing Comments: LNA Results InP MMIC predictions

B. BOUDJELIDA13 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA Results InP MMIC predictions NF< 0.35 dB from 0.3 to 1.6 GHz

B. BOUDJELIDA14 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Conclusions The first full MMIC LNA successfully modelled, fabricated and tested The measured NF in the 50Ω system is also higher than what predicted by the simulations  due to Resistors (under investigation, 2 nd MMIC run under way) Still very good agreement between measurement and models using the equivalent circuit models MMIC The first fabricated MICs yield measured NF as low as 0.6 dB (~42K) Super low noise InGaAs/InAlAs pHEMTs technology demonstrated NFmin < 0.2 1GHz using the 1 µm gate geometry Noise predictions demonstrated MIC Next LNA expected to go below 0.35 dB (25K) at RT in a 50Ω system between 0.3 to 1.6 GHz