Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.

Slides:



Advertisements
Similar presentations
Provide data pathways that connect various system components.
Advertisements

Computer Buses Ref: Burd, Chp – 220 Englander, Chp 7 p
HARDWARE Rashedul Hasan..
I/O Unit.
Introduction Computer Hardware Jess 2006 EXPANSION CARDS BUS ARCHITECTURE AND CONNECTORS.
Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.
Chapter 9: Input/Output The Architecture of Computer Hardware and Systems Software: An Information Technology Approach 3rd Edition, Irv Englander John.
CHAPTER 9: Input / Output
Computer Architecture Ports.  There are lots of external devices that you can connect to your computer. All external devices connect to the computer’s.
Parallel Connections Michael Fromwiller CS 147 Spring 08 Dr. Sin-Min Lee This presentation will probably involve audience discussion, which will create.
PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
XP Practical PC, 3e Chapter 17 1 Upgrading and Expanding your PC.
COMP 1017: Digital Technologies Session 7: Motherboards.
Interconnection Structures
9/28: Buses & Communication Buses: highways of the motherboard –system buses –local buses: PCI, ISA, EISA –expansion slots plug & play laptops: PCMCIA.
CHAPTER 5 I/O PRINCIPLE Understand the principles of System Bus
1 Chapter Overview Understanding Expansion Buses Configuring Expansion Cards Cables and Connectors.
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
CHAPTER 9: Input / Output
1 CS503: Operating Systems Spring 2014 Dongyan Xu Department of Computer Science Purdue University.
Buses Warning: some of the terminology is used inconsistently within the field.
MICROPROCESSOR INPUT/OUTPUT
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
The Components of a System Unit
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
I T Essentials I Chapter 1 JEOPARDY HardwareConnector/CablesMemoryAcronymsPotpourri
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
Computer Architecture Part IV-B: I/O Buses. Chipsets Intelligent bus controller chips found on the motherboard Enable higher speeds on one or more buses.
Interrupts, Buses Chapter 6.2.5, Introduction to Interrupts Interrupts are a mechanism by which other modules (e.g. I/O) may interrupt normal.
1 Lecture 9 Input/Output ITEC 1000 “Introduction to Information Technology”
Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Copyright 2003 The McGraw-Hill Companies, Inc CHAPTER The System Unit computing ESSENTIALS    
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
PC Internal Components Lesson 4.  Intel is perhaps the most recognizable microprocessor manufacturer. List some others.
Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Chapter 5A Transforming Data Into Information.
1 Chapter 2 Central Processing Unit. 2 CPU The "brain" of the computer system is called the central processing unit. Everything that a computer does is.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Input/Output Organization III: Commercial Bus Standards CE 140 A1/A2 20 August 2003.
IT3002 Computer Architecture
Group 1 chapter 3 Alex Francisco Mario Palomino Mohammed Ur-Rehman Maria Lopez.
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
1 Chapter 1 Basic Structures Of Computers. Computer : Introduction A computer is an electronic machine,devised for performing calculations and controlling.
Input / Output Chapter 9.
Chapter 13: I/O Systems Modified by Dr. Neerja Mhaskar for CS 3SH3.
Components of Computer
Operating Systems (CS 340 D)
CS 286 Computer Organization and Architecture
Chapter Overview Understanding Expansion Buses
Today’s agenda Hardware architecture and runtime system
I/O BUSES.
Five Key Computer Components
Chapter 13: I/O Systems.
Presentation transcript:

Chapter 8 Input/Output

Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in the bus is referred to as a line and carries a single signal - such as a bit in an address

Line Categories l Data lines - carrying data from one location to another l Address lines - specify address of recipient l Control lines - for synchronization of bus and modules connected to bus l Power lines - carry power to a module

Typical Uses of Busses l Transfer data between CPU and memory l Transfer data between CPU and computer peripherals l Transfer data between different points within the CPU

Point-to-Point Busses l Bus carries signals from a specific source to a specific destination l Example - cable connecting parallel or serial computer port to peripheral

Multi-point Bus l Bus connects several points together l Bus broadcasts a signal to every recipient on the bus l In most cases, an address accompanies the signal in order to identify the desired destination l Example - Ethernet network connection

Pt-to-Pt and Multi-Pt Busses

CPU - I/O l A P-P bus may be used to connect CPU to memory l A M-P bus may connect CPU to memory and/or to I/O modules l Referred to as a backplane, system bus, external bus l Bridge - interface between different busses that allow them to communicate

Typical PC Bus Connections PCI - Peripheral Component Interface AGP - Accelerated Graphics Processor ISA - Industry Standard Architecture EISA - Extended ISA USB - Universal Serial Bus VLB - Video Electronics Standards Bus SCSI - Small Computer System Interface IEEE 1395 Bus (FireWire) RS232-C serial PC bus

Characteristics of Busses Bus Width Speed Bandwidth (bits) (MHz) (Mbytes/sec)

PCI Bus l 32- or 64-bit bus used in Suns, Apples, Compaq, Alpha,... l Backplane bus interconnecting CPU and various plug-in I/O modules that control serial and parallel ports, sound cards, disks, … l CPU sends signals to bus via individual pins of the integrated circuit

PCI Bus Connections

Pentium III Bus Lines

Focus on I/O Devices l Objective - provide a method to allow efficient utilization of the CPU while I/O is taking place Keyboard Disk Monitor Printer l Each device operates at a different speed but the CPU is the fastest

Differences in I/O requirements l Keyboard - slow, sporadic input much waiting between keying enter text or send special control messages such as CTRL keys or function keys user may enter input in response to a request or interrupt the CPU l Mouse - can also generate expected or unexpected input

Other I/O Requirements l Hard Disk, CDROM or DVD - usually transfer large amounts of data in blocks instead of one character at a time l CPU should be free to do other tasks while the I/O is taking place l Disk, printer, and monitors operate under program control l Newer DVD and CDROMs self-initiate when placed in the drive

Summarize Requirements for I/O l Each device must be individually addressed l Each device must be able to initiate communication with the CPU l Information could be transferred directly to the CPU by individual word for slower character input, but faster and direct transfer to memory is also needed

Simple I/O Configuration

More Complex I/O Configuration

Programmed I/O l Simplest form of I/O (Figure 8.2) l I/O module connected to a pair of I/O registers in the CPU via a bus l Registers similar to MAR and MDR l Information is transferred one word at a time (64 bits) l Very slow - only for small amounts of data l CPU is involved in every step of the process

Programmed I/O

Programmed I/O (continued)

Concept of Interrupts l “signal that causes the CPU to alter its normal flow of instruction execution” l Interrupt lines are special control lines to the CPU l Messages sent over those lines are known as interrupts l More efficient than polling since devices are frequently idle and the CPU is so fast

Servicing an Interrupt l Interrupt causes temporary suspension of the program currently running l Current registers and instruction are saved in a special area known as the stack or PCB (Process Control Block) l Interrupt handler program starts execution l When complete, the registers and program instruction is restored and program resumes

Servicing an Interrupt

Why Are Interrupts Used? l External event - such as input from the keyboard(Example Figure 8.6) l Completion signal - control output to printers l Allocating CPU time - giving execution time to many processes l Abnormal Events - Power failure, illegal instructions, non existent op codes

External Event - Keyboard Input

Completion Signal - Print Handler

Allocating CPU Time

Multiple Interrupts l Different events may vie for service - thus, multiple interrupts l How to handle? l Vectored Interrupts - each interrupt includes address of device l Polled Interrupts - general interrupt signal and system polls devices to determine source l Priorities Interrupts - interrupts have assigned priorities

Vectored Interrupt Processing

Polled Interrupt Processing

Priorities Interrupt

Processing an IBM S/390 Interrupt

DMA - Direct Memory Access l Impractical to transfer data from peripheral device to CPU via programmed I/O - ties up CPU l DMA Purpose: to transfer large blocks of data directly from disk to memory l Faster mode of transfer l CPU starts process and then is free to perform other tasks l Transfer is under control of the I/O module l CPU is interrupted when I/O transfer is complete

Information Needed for DMA l Location of the data on the I/O device l Starting location of the block of data in memory l Size of the block to be transferred l Direction of transfer - read or write l BOTTOM LINE - CPU is free to perform other tasks while high speed data transfer is taking place

DMA Initiation and Control

Interconnection: CPU, Memory, I/O

External Interface Busses and Ports l A port is a connector at the end of a bus into which a peripheral device can be plugged l Control of the port is provided by a port controller connected to a standard bus (PCI or ISA) l Device control is built into a controller within the device and into software (drivers) that are installed in the OS l Common interface busses: USB, SCSI, IEEE 1394

USB - Universal Serial Bus l Newer bus intended to replace the standard serial port l Faster - capable of transfers up to 12 megabits per second l Hubs can provide multiple connection points for I/O devices l Devices can be added without rebooting l Still for slow to medium devices, such as keyboards, scanners, joysticks and cameras

USB Topology Example

FireWire Configuration

Typical PC Bus Interface