Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)

Slides:



Advertisements
Similar presentations
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
Advertisements

Lecture 4. Topics covered in last lecture Multistage Switching (Clos Network) Architecture of Clos Network Routing in Clos Network Blocking Rearranging.
Courtesy: Nick McKeown, Stanford 1 Intro to Quality of Service Tahir Azim.
Router Architecture : Building high-performance routers Ian Pratt
Chen-Nien Tsai 2008/10/16 1 Wireless and Broadband Network Laboratory (WBNLAB) Dept. of CSIE, NTUT.
Nick McKeown CS244 Lecture 6 Packet Switches. What you said The very premise of the paper was a bit of an eye- opener for me, for previously I had never.
Frame-Aggregated Concurrent Matching Switch Bill Lin (University of California, San Diego) Isaac Keslassy (Technion, Israel)
Isaac Keslassy, Shang-Tse (Da) Chuang, Nick McKeown Stanford University The Load-Balanced Router.
A Scalable Switch for Service Guarantees Bill Lin (University of California, San Diego) Isaac Keslassy (Technion, Israel)
Algorithm Orals Algorithm Qualifying Examination Orals Achieving 100% Throughput in IQ/CIOQ Switches using Maximum Size and Maximal Matching Algorithms.
1 Input Queued Switches: Cell Switching vs. Packet Switching Abtin Keshavarzian Joint work with Yashar Ganjali, Devavrat Shah Stanford University.
April 10, HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.
The Concurrent Matching Switch Architecture Bill Lin (University of California, San Diego) Isaac Keslassy (Technion, Israel)
Using Load-Balancing To Build High-Performance Routers Isaac Keslassy, Shang-Tse (Da) Chuang, Nick McKeown Stanford University.
1 ENTS689L: Packet Processing and Switching Buffer-less Switch Fabric Architectures Buffer-less Switch Fabric Architectures Vahid Tabatabaee Fall 2006.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion MSM.
CSIT560 by M. Hamdi 1 Course Exam: Review April 18/19 (in-Class)
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion The.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scaling.
1 Internet Routers Stochastics Network Seminar February 22 nd 2002 Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
1 EE384Y: Packet Switch Architectures Part II Load-balanced Switches Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
Maximum Size Matchings & Input Queued Switches Sundar Iyer, Nick McKeown High Performance Networking Group, Stanford University,
COMP680E by M. Hamdi 1 Course Exam: Review April 17 (in-Class)
1 Achieving 100% throughput Where we are in the course… 1. Switch model 2. Uniform traffic  Technique: Uniform schedule (easy) 3. Non-uniform traffic,
1 Netcomm 2005 Communication Networks Recitation 5.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Maximal.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scheduling.
Distributed Scheduling Algorithms for Switching Systems Shunyuan Ye, Yanming Shen, Shivendra Panwar
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
1 IP routers with memory that runs slower than the line rate Nick McKeown Assistant Professor of Electrical Engineering and Computer Science, Stanford.
Computer Networks Switching Professor Hui Zhang
Load Balanced Birkhoff-von Neumann Switches
Belgrade University Aleksandra Smiljanić: High-Capacity Switching High-Capacity Packet Switches.
Merits of a Load-Balanced AAPN 1.Packets within a flow are transported to their correct destinations in sequence. This is due to the 1:1 logical connection.
1 Copyright © Monash University ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University
High Speed Stable Packet Switches Shivendra S. Panwar Joint work with: Yihan Li, Yanming Shen and H. Jonathan Chao New York State Center for Advanced Technology.
HPSR 2006 Distributed Crossbar Schedulers Cyriel Minkenberg 1, Francois Abel 1, Enrico Schiattarella 2 1 IBM Research, Zurich Research Laboratory 2 Dipartimento.
1 Optical Burst Switching (OBS). 2 Optical Internet IP runs over an all-optical WDM layer –OXCs interconnected by fiber links –IP routers attached to.
TTM1: ”Burst, packet and hybrid switching in the optical core network” Steinar Bjørnstad et al.
EE384y EE384Y: Packet Switch Architectures Part II Scaling Crossbar Switches Nick McKeown Professor of Electrical Engineering and Computer Science,
The Router SC 504 Project Gardar Hauksson Allen Liu.
Routers. These high-end, carrier-grade 7600 models process up to 30 million packets per second (pps).
Applied research laboratory 1 Scaling Internet Routers Using Optics Isaac Keslassy, et al. Proceedings of SIGCOMM Slides:
ISLIP Switch Scheduler Ali Mohammad Zareh Bidoki April 2002.
Packet Forwarding. A router has several input/output lines. From an input line, it receives a packet. It will check the header of the packet to determine.
1 Performance Guarantees for Internet Routers ISL Affiliates Meeting April 4 th 2002 Nick McKeown Professor of Electrical Engineering and Computer Science,
Case Study: The Abacus Switch CS Goals and Considerations Handles cell relay (fixed-size packets) Can be modified to handle variable-sized packets.
Stress Resistant Scheduling Algorithms for CIOQ Switches Prashanth Pappu Applied Research Laboratory Washington University in St Louis “Stress Resistant.
Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)
Lecture 3 Applications of TDM ( T & E Lines ) & Statistical TDM.
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
Queueing in switched networks Damon Wischik, UCL thanks to Devavrat Shah, MIT TexPoint fonts used in EMF. Read the TexPoint manual before you delete this.
LECTURE9 NET301 11/5/2015Lect 9 NET DYNAMIC MAC PROTOCOL: CONTENTION PROTOCOL Carrier Sense Multiple Access (CSMA): A protocol in which a node verifies.
SNRC Meeting June 7 th, Crossbar Switch Scheduling Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University
Intel Slide 1 A Comparative Study of Arbitration Algorithms for the Alpha Pipelined Router Shubu Mukherjee*, Federico Silla !, Peter Bannon $, Joel.
1 A quick tutorial on IP Router design Optics and Routing Seminar October 10 th, 2000 Nick McKeown
Improving Matching algorithms for IQ switches Abhishek Das John J Kim.
Topics in Internet Research: Project Scope Mehreen Alam
Input buffered switches (1)
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Chapter 2 PHYSICAL LAYER.
scheduling for local-area networks”
EE384Y: Packet Switch Architectures Scaling Crossbar Switches
Buffer Management and Arbiter in a Switch
Weren’t routers supposed
Packet Forwarding.
Addressing: Router Design
Distributed Crossbar Schedulers
EE 122: Lecture 7 Ion Stoica September 18, 2001.
Presentation transcript:

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Packet Switches with Input Buffers  Switching fabric  Electronic chips (Mindspeed, AMCC, Vitesse)  Space-wavelength selector (NEC, Alcatel)  Fast tunable lasers (Lucent)  Waveguide arrays (Chiaro)  Scheduler  Packets compete not only with the packets destined for the same output but also with the packets sourced by the same input. Scheduling might become a bottleneck in a switch with hundreds of ports and gigabit line bit- rates.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Optical Packet Cross-bar (NEC,Alcatel)  A 2.56 Tb/s multiwavelength and scalable switch-fabric for fast packet- switching network, PTL 1998,1999, NEC

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Optical Packet Cross-bar (Lucent)  A fast 100 channel wavelength tunable transmitter for optical packet switching, PTL 2001, Bell Labs

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Scheduling Algorithms for Packet Switches with Input Buffers  Each input sends request for its HOL packet to the corresponding output. Each output grants one input, and this input-output pair will be connected in the next time slot.  Output utilization when inputs are fully loaded is: U=1-(1-1/N) N-1

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Scheduling Algorithms for Packet Switches with Input Buffers

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Scheduling Algorithms for Packet Switches with Input Buffers  In parallel iterative matching (PIM), SLIP or dual round- robin (DRR) inputs send requests to outputs, outputs grant inputs, and inputs then grant outputs in one iteration. It was proven that PIM finds a maximal matching after log 2 N +4/3 steps on average.  Maximum weighted matching and maximum matching algorithm maximize the weight of the connected pairs, and achieve 100% for i.i.d. traffic but have complexities O(N 3 log 2 N) and O(N 2.5 ).  Sequential greedy scheduling is a maximal matching algorithm that is simple to implement. Maximal matching algorithm does not leave input-output pair unmatched.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Bandwidth Reservations Packet Switches with Input Buffers  Anderson et al.: Time is divided into frames of F time slots. Schedule is calculated in each frame; Statistical matching algorithm.  Stiliadis and Varma: Counters are loaded per frame. Queues with positive counters are served with priority according to parallel iterative matching (PIM), their counters are then decremented by 1. DRR proposed by Chao et al. could be used as well.  Kam et al.: Counter is incremented for the negotiated bandwidth and decremented by 1 when the queue is served. Maximal weighted matching algorithm is applied.  Smiljanić: Counters are loaded per frame. Queues with positive counters are served with priority according to the maximal matching algorithm preferrably sequential greedy scheduling algorithm (SGS), where inputs sequentially choose outputs to transmit packets to.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Maximum and Maximal Matching Algorithm  It was shown that when packet arrivals are i.i.d and traffic distribution is admissible then 100% can pass the cross-bar if the maximum or the maximum weighted matching algorithms are applied.  It was shown that when packet arrivals obey a strong law of large numbers and traffic distribution is admissible then 50% can pass the cross-bar if the mximal matching algorithms are applied.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching PIM, SLIP and DRR  In PIM and SLIP each input sends requests to all outputs for which it has packets, and in DRR only to one chosen output. SLIP and DRR use round-robin choices.  Theorem: PIM finds a maximal matching after log 2 N +4/3 steps on average.  Proof: Let n inputs request output Q, and let k of these inputs receive no grants. With probability k/n all requests are resolved, and with probability 1-k/n at most k requests are unresolved. The average number of requests is at most (1-k/n)·k≤n/4. So if there are N 2 requests at the beginning, the expected number of unresolved requests after I iterations is N 2 /4 i

Belgrade University Aleksandra Smiljanić: High-Capacity Switching PIM, SLIP and DRR  Proof (cont.): Let C be the last step on which the last request is resolved. Then:

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Typical Central Controllers (Cisco)

Belgrade University Aleksandra Smiljanić: High-Capacity Switching SGS Implementation  All inputs one after another choose outputs, SGS is a maximal matching algorithm

Belgrade University Aleksandra Smiljanić: High-Capacity Switching SGS Uses Pipelining I i -> T k Input i chooses output for time slot k

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Weighted Sequential Greedy Scheduling  i=1;  Input i chooses output j from O k for which it has packet to send; Remove i from I k and j from O k ;  If i<N choose i=i+1 and go to the previous step;

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Weighted Sequential Greedy Scheduling  If k=1 mod F then c ij =a ij; I k ={1,...,N}; O k ={1,...,N}; i=1;  Input i chooses output j from O k for which it has packet to send such that c ij >0; Remove i from I k and j from O k ; c ij =c ij -1;  If i<N choose i=i+1 and go to the previous step;

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Non-blocking Nature of WSGS  Maximal matching algorithm does not leave input or output unmatched if there is a packet to be transmitted from the input to the output in question.  It can be proven that all the traffic passes through the cross-bar with the speedup of two which is run by a maximal matching algorithm, as long as the outputs are not overloaded.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Performance of Maximal Matching Algorithm Theorem: The maximal matching protocol (and so WSGS) ensures a ij time slots per frame to input-output pair (i,j), if Proof: Note that where T i is the number of slots reserved for input i, and R j is the number of slots reserved for output j.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Admission Control for Maximal Matching Algorithm The maximal matching (and so WSGS) protocol ensures a ij time slots per frame to input-output pair (i,j) if: I: II: III: F frame length T i the number of slots reserved for input i, R j the number of slots reserved for output j. t i, r j are normalized T i, R j.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Analogy with Circuit Switches  Inputs ~ Switches in the first stage  Time slots in a frame ~ Switches in the middle stage  Outputs ~ Switches in the last stage Non-blocking condition: Strictly non-blocking condition :

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Rate and Delay Guranteed by Maximal Matching Algorithm (and WSGS)  Assume a coarse synchronization on a frame by frame basis, where a frame is the policing interval comprising F cell time slots of duration T c.  Then, the delay of D=2·F·T c is provided for the utilization of 50%. Or, this delay and utilization of 100% are provided for the fabric with the speedup of 2.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Port Congestion Due to Multicasting bit-rate reserved for multicast session k of input i multicast group k sourced by input i Solution: Packets should be forwarded through the switch by multicast destination ports.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Forwarding Multicast Traffic

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Forwarding Multicast Traffic

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Forwarding Multicast Traffic

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Adding the Port to the Multicast Tree

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Removing the Port from the Multicast Tree

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Admission Control for Modified WSGS where E i is the number of forwarded packets per frame

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Admission Control for Modified WSGS for

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Admission Control for Modified WSGS I: II: Modified WSGS protocol ensures negotiated bandwidths to input-output pairs if for : T i the number of slots reserved for input i, R i the number of slots reserved for output i. t i, r i are normalized T i, R i. F frame length, P forwarding fan-out

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Rate and Delay Guaranteed by Modified WSGS  Assume again a coarse synchronization on a frame by frame basis.  Then, the delay of D= F·T c is provided for the utilization of 1/(P+2), where P is the forwarding fan-out. Or, this delay and utilization of 100% are provided for the fabric speedup of P+2.

Belgrade University Aleksandra Smiljanić: High-Capacity Switching Quality of Service, P=2, S=4, B=10Gb/s, T c =50ns N F10 4 5· ·10 4 C [Tb/s] G [Mb/s]10.21 D [ms]

Belgrade University Aleksandra Smiljanić: High-Capacity Switching References  T. E. Anderson, S. S. Owicki, J. B. Saxe, and C. P. Thacker, “Highspeed switch scheduling for local-area networks,” ACM Transactions on Computer Systems, vol. 11, no. 4, November 1993, pp  N. McKeown et al., “The Tiny Tera: A packet switch core,” IEEE Micro, vol. 17, no. 1, Jan.-Feb. 1997, pp  A. Smiljanić, “Flexible bandwidth allocation in high- capacity packet switches,” IEEE/ACM Transactions on Networking, April 2002, pp

Belgrade University Aleksandra Smiljanić: High-Capacity Switching References  A. Smiljanić, “Scheduling of multicast trafc in high-capacity packet switches,” IEEE Communication Magazine, November 2002, pp