Www.opal-rt.com Open, Scalable Real-Time Solutions Pentium Core Solo or Duo 1.6 to 2 GHz or Single or dual-core Pentium support in hard real-time up to.

Slides:



Advertisements
Similar presentations
Premio Predator G2 Workstation Training
Advertisements

Sundance Multiprocessor Technology SMT702 + SMT712.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
ESODAC Study for a new ESO Detector Array Controller.
Premio 845D and 845MD Training Premio S650 Desktop Product Training By Calvin Chen Technical Director.
Gelu M. Nita NJIT. Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Enclosures & ComponentsBackplanesSystem PlatformsSwitches, Knobs & LEDsCabinets 1 Cooling Unit.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
MUST HAVE SHOULD HAVE COULD HAVE Module # 010. Qi Hardware Objectives Recognize hardware Know how to interface to field equipment Know the 4 different.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
ASUS Confidential ASUS AP140R Server Introduction By Server Team V1.0.
Advantech Embedded System Group Q2 2013
COMPUTER A random company inc. Malachi Andersen. Goals  Build a computer with a budget of $1,500 - $1,
HARDWARE OPAL-RT MARC PASTOR Real-Time 2009 Montreal, Quebec, Canada.
Cluster computing facility for CMS simulation work at NPD-BARC Raman Sehgal.
How Computers Work The Four Basic Operations The Boot Process Hardware Components & Their Functions.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 5 The Motherboard.
Chongo Service Training Hardware Overview Prepared by Merlin Miller, Dave Jordahl, John Ciardi, March 2005.
X20 – The new Benchmark Powerpoint_Vorlage_V61D
Mr C Johnston ICT Teacher BTEC IT Unit 02 - Lesson 02 Inside Computers #1 – Motherboards, CPUs, PSUs and Cooling.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Open, Scalable Real-Time Solutions Background Introducing TestDrive TestDrive Hardware TestDrive Software Mathieu Dubé-Dallaire Application.
Embedded Sales Meeting COM Express Carrier. COM Express Carrier Card What is it? –Two PMC slot or two XMC slot on the top side of the board and one COM.
BepiColombo/MMO/PWI/SORBET PWI meeting - Kanazawa 24/03/2006M.Dekkali MMO PWI Meeting Kanazawa University 24 th March 2006.
Verigy V93000 Service Training
USB DAQ Product USB DAQ Product Κώστας Γρηγορίου Sales Engineer Ιούνιος 26, 2007.
Upgrade to Real Time Linux Target: A MATLAB-Based Graphical Control Environment Thesis Defense by Hai Xu CLEMSON U N I V E R S I T Y Department of Electrical.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Concept of Modular Design Module Carriers Embedded or PC-Host Modules A/D,D/A,I/O DSP,FPGA IMAGING,MEMORY Systems Data Acquisition Medical Industrial Control.
Assembling and Disassembling a PC
Rapid prototyping platforms. Giving you the freedom to design solutions Providing Adopting Technology Adopting Technology to Process the Future.
IVS-4th General Meeting, Concepción- Chile, Jan 2006 DBBC - A Flexible Platform for VLBI Data Process G. Tuccari, S. Buttaccio, G. Nicotra - Istituto di.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
Disc Thickness Measurement System. NI Based Measurement System NI Channel, 100 kS/s, 16-bit, ±10 V Simultaneous Sampling Analog Input Module.
SW and HW platforms for development of SDR systems SW: Model-Based Design and SDR HW: Concept of Modular Design and Solutions Fabio Ancona Sundance Italia.
Open, Scalable Real-Time Solutions Intel Core 2 Duo to Quad processor up to 5 VIRTEX II Pro FPGA board RT-LAB, SIMULINK, RTW, XILINX SG.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
FeaturesBenefits MagniVu™ acquisitionAvoid missing events completely in either timing or state acquisition mode with higher sampling resolution (up to.
K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.
OCS-based Customized Solutions XL Series OCS Compact All-in-one Controller –Entry-level Product Line –More functional than small PLCs Logic, I/O, HMI &
TQ x86 Products Mainboards / Hardware kits / Devices © TQ-Group l x86 Carrier Boards Product Overview Rev Page 1.
Building Computers. Nano Processor AMD Athlon II X Ghz AM3 CPU. $ GHz.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
New product introduction:
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
CLIC NI Acquisition and Control Module update CLIC Module Working group meeting Adriaan Rijllart EN-ICE-MTA.
Calculator in a Box Co. Lead designer: Bradley Phelps.
Intel Corporation LGA775 Socket Options Jim Rimpleman.
Magnet Low Current PS Upgrade Kristi Luchini,Sandeep Babel, Till Straumann, Mitch D’Ewart, Briant Lam, Dave MacNair May 19, 2016 VME to Emedded Industrial.
Advantech IPC-6608BP Desktop/ Wall mount Chassis -1 ISA, 4/ 6 PCI, 1 PCIMG, 1 PCI/ISA slot -Advantech PCA-6194VG Core 2 Duo SBC Board -Intel Core2 Duo.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Fast Digitizers ACAS Workshop, December 2010 Greg Tate Agilent Technologies Asia-Pacific Business Manager Modular Product Operations.
Ewald Effinger, Bernd Dehning
PCM (Pulse Code Modulation)
SYSTEM UNIT.
MTCA.4 Based Local Oscillator and Clock Generation Module for the European XFEL. Uroš Mavrič on Behalf of the MSK Group / DESY and ISE / Technical University.
SCT/Pixel Draft Rack Layout rcj
Programmable Logic Controllers (PLCs) An Overview.
What’s in the Box?.
Front-end electronic system for large area photomultipliers readout
Radar Processing with COTS Components
Commodity Flash ADC-FPGA Based Electronics for an
2 Ball-Grid Array FPGA’s
Software Radio Solutions BAE Systems and Pentek
Presentation transcript:

Open, Scalable Real-Time Solutions Pentium Core Solo or Duo 1.6 to 2 GHz or Single or dual-core Pentium support in hard real-time up to 5 VIRTEX II Pro FPGA board RT-LAB, SIMULINK, RTW, XILINX SG compatible QNX or REDHAWKS LINUX for hard real-time Model loop time as low as 10 us (100 kHz update rate) Compact and robust case 17’’ x 14’’ x 3U IO sections for four OPXI IO format available on the back of chassis Up to 128 fast DIO and 16-bit AD and DA channels Integrated signal conditioning up to 16 V, 5 mA HIL, Rapid Control Prototyping and FPGA Development System System RT-LAB Wanda 3 Powerful, Reconfigurable Compactand modular design For desktop or on-the-road Powerful, Reconfigurable Compact and modular design For desktop or on-the-road 14 inches 35.5 cm 5.25 inches 13.3 cm 17 inches 43.2 cm

MX Station 3,Overview Key Features Intel Core 2 Duo processor with up to 5 VIRTEX II Pro FPGA RT-LAB, SIMULINK, RTW, XILINX SG compatible Compact and robust case 17’’ x 14’’ x 3U Computer Section Pentium M, Mini-ITX, 2Ghz or Pentium 4 Hyperhread Dual-core support. 1 slot PCI OR SBC Half-size, 2 slot PCI OR A second IO section increasing the number of IO slot has eight. One OP5110 XILINX FPGA board for IO management QNX or REDHAWK LINUX PSIX RTOS IO Section Capacity of four IO carriers to create many IO configurations using 16-channel high-speed IO modules: –Up to 128ch of Opto-isolated DIO –Up to 128ch of DAC(5ma) or ADC 16-ch. A/D modules,16-bit 2-us total sampling time 16-ch. D/A modules, 16-bit, 1us update time. Optional additional OP5130 FPGA boards for fast model execution and control prototyping. Auto Switching Isolated power supply for IO. Allow individual +-18V for each slot. Front View Rear View Computer Section IO Section

MX Station 3, PC Section The PC section can accommodate many configuration Mini-ITX format, One PCI slot Half-Size SBC format, Two PCI slot 1)120W Power supply 120/240V ATX PS for 12V input available 2)FAN and removable filter for cooling 3)Pentium M, Mini-ITX, 2Ghz or Core 2 Duo 4)Half-Size Single Board Computer

MX Station 3, IO Section The IO section gives access to remote IO using OP5130 or OP IO. 1)Removable IO BOX for up to four OPXI IO Carrier 2)+/-18V DCDC Power supply 3)Fan/Blower for carrier cooling 4)Leds for power monitoring 5)Backplane for carriers inter- connection between OP5110 and OPXI IO Carrier

MX Station 3, IO Section 8 OPXI remote I/O 4 OPXI remote I/O The IO section can also be used has a remote IO Box without any computer 1)Signal wire input. Optical option also available 2)Free section for custom conditioning. Can be used as a mapping box. 3)Blank removable plate for specific cut- out connectors