Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.

Slides:



Advertisements
Similar presentations
Building Fast, Flexible Virtual Networks on Commodity Hardware Nick Feamster Georgia Tech Trellis: A Platform for Building Flexible, Fast Virtual Networks.
Advertisements

1 Building a Fast, Virtualized Data Plane with Programmable Hardware Bilal Anwer Nick Feamster.
Multi-dimensional Packet Classification on FPGA: 100Gbps and Beyond
Berlin – November 10th, 2011 NetFPGA Programmable Networking for High-Speed Network Prototypes, Research and Teaching Presented by: Andrew W. Moore (University.
Thread Criticality Predictors for Dynamic Performance, Power, and Resource Management in Chip Multiprocessors Abhishek Bhattacharjee Margaret Martonosi.
A Scalable and Reconfigurable Search Memory Substrate for High Throughput Packet Processing Sangyeun Cho and Rami Melhem Dept. of Computer Science University.
Supercharging PlanetLab : a high performance, Multi-Application, Overlay Network Platform Written by Jon Turner and 11 fellows. Presented by Benjamin Chervet.
1 An Efficient, Hardware-based Multi-Hash Scheme for High Speed IP Lookup Hot Interconnects 2008 Socrates Demetriades, Michel Hanna, Sangyeun Cho and Rami.
TIE Extensions for Cryptographic Acceleration Charles-Henri Gros Alan Keefer Ankur Singla.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Performance Evaluation of Open Virtual Routers M.Siraj Rathore
VSphere vs. Hyper-V Metron Performance Showdown. Objectives Architecture Available metrics Challenges in virtual environments Test environment and methods.
FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
Traffic Management - OpenFlow Switch on the NetFPGA platform Chun-Jen Chung( ) SriramGopinath( )
Towards High-Availability for IP Telephony using Virtual Machines Devdutt Patnaik, Ashish Bijlani and Vishal K Singh.
Customizing Virtual Networks with Partial FPGA Reconfiguration
VROOM: Virtual ROuters On the Move Jennifer Rexford Joint work with Yi Wang, Eric Keller, Brian Biskeborn, and Kobus van der Merwe
1 Router Construction II Outline Network Processors Adding Extensions Scheduling Cycles.
ECE 526 – Network Processing Systems Design
Router Construction II Outline Network Processors Adding Extensions Scheduling Cycles.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Dynamic Hardware Software Partitioning A First Approach Komal Kasat Nalini Kumar Gaurav Chitroda.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Microsoft Virtual Academy Module 4 Creating and Configuring Virtual Machine Networks.
Bitstream Relocation with Local Clock Domains for Partially Reconfigurable FPGAs Adam Flynn, Ann Gordon-Ross, Alan D. George NSF Center for High-Performance.
Department of Electrical and Computer Engineering Kekai Hu, Harikrishnan Chandrikakutty, Deepak Unnikrishnan, Tilman Wolf, and Russell Tessier Department.
Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.
1 Down Place Hammersmith London UK 530 Lytton Ave. Palo Alto CA USA.
Virtual ROuters On the Move (VROOM): Live Router Migration as a Network-Management Primitive Yi Wang, Eric Keller, Brian Biskeborn, Kobus van der Merwe,
Paper Review Building a Robust Software-based Router Using Network Processors.
Benefits of Partial Reconfiguration Reducing the size of the FPGA device required to implement a given function, with consequent reductions in cost and.
Hosting Virtual Networks on Commodity Hardware VINI Summer Camp.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
A Cloud is a type of parallel and distributed system consisting of a collection of inter- connected and virtualized computers that are dynamically provisioned.
Disco : Running commodity operating system on scalable multiprocessor Edouard et al. Presented by Jonathan Walpole (based on a slide set from Vidhya Sivasankaran)
CS533 Concepts of Operating Systems Jonathan Walpole.
Eric Keller, Evan Green Princeton University PRESTO /22/08 Virtualizing the Data Plane Through Source Code Merging.
Traffic Management - OpenFlow Switch on the NetFPGA platform Chun-Jen Chung( ) Sriram Gopinath( )
Improving Network I/O Virtualization for Cloud Computing.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Automated Design of Custom Architecture Tulika Mitra
Politecnico di Torino Dipartimento di Automatica ed Informatica TORSEC Group Performance of Xen’s Secured Virtual Networks Emanuele Cesena Paolo Carlo.
J. Christiansen, CERN - EP/MIC
Addressing Queuing Bottlenecks at High Speeds Sailesh Kumar Patrick Crowley Jonathan Turner.
Embedded Runtime Reconfigurable Nodes for wireless sensor networks applications Chris Morales Kaz Onishi 1.
CSE 661 PAPER PRESENTATION
Design Space Exploration for Application Specific FPGAs in System-on-a-Chip Designs Mark Hammerquist, Roman Lysecky Department of Electrical and Computer.
Disco : Running commodity operating system on scalable multiprocessor Edouard et al. Presented by Vidhya Sivasankaran.
A Configurable High-Throughput Linear Sorter System Jorge Ortiz Information and Telecommunication Technology Center 2335 Irving Hill Road Lawrence, KS.
DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Novel, Emerging Computing System Technologies Smart Technologies for Effective Reconfiguration: The FASTER approach.
Task Graph Scheduling for RTR Paper Review By Gregor Scott.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
Harmony: A Run-Time for Managing Accelerators Sponsor: LogicBlox Inc. Gregory Diamos and Sudhakar Yalamanchili.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
SECURING SELF-VIRTUALIZING ETHERNET DEVICES IGOR SMOLYAR, MULI BEN-YEHUDA, AND DAN TSAFRIR PRESENTED BY LUREN WANG.
1 of 20 Smart-NICs: Power Proxying for Reduced Power Consumption in Network Edge Devices Karthikeyan Sabhanatarajan, Ann Gordon-Ross +, Mark Oden, Mukund.
Full and Para Virtualization
Memory-Efficient and Scalable Virtual Routers Using FPGA Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
1 Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs Li Shang and Niraj K.Jha Proceedings.
Exploiting Task-level Concurrency in a Programmable Network Interface June 11, 2003 Hyong-youb Kim, Vijay S. Pai, and Scott Rixner Rice Computer Architecture.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Runtime Reconfigurable Network-on- chips for FPGA-based systems Mugdha Puranik Department of Electrical and Computer Engineering
Multi-PCIe socket network device
Aled Edwards, Anna Fischer, Antonio Lain HP Labs
Dynamically Reconfigurable Architectures: An Overview
Shenghsun Cho, Mrunal Patel, Han Chen, Michael Ferdman, Peter Milder
NetFPGA - an open network development platform
Presentation transcript:

Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts, Amherst, USA

2 Outline  Network virtualization  Advantage of FPGA for virtualization  Architecture of FPGA-based virtualization system  Partially-reconfigurable implementation  Results

3 Virtual Networking  Internet growing to include new applications and services  Cloud computing, Data center networking  Challenges  Lack of innovation at network core – Fixed internet routers  Coupled infrastructure-service provider model  Solution  Network virtualization  Router hardware shared across multiple networks

4 Network Virtualization  Many logical networks over a physical infrastructure  Virtual nodes  Shared network resources among multiple virtual networks  Reduces costs  Independent routing policies

5 Virtual Router  Independent routing policies for each virtual router  Key challenges Isolation Performance Flexibility Scalability

6 Traditional Network Virtualization Techniques  Software  Full virtualization  Container virtualization  Limitations  Limited performance (~100Mbps)  Limited isolation  ASIC  Supercharging PlanetLab Platform 1  Juniper E series  Possible Limitations  Flexibility  Scalability HW VM Full virtualization HW OS instance OS instance Container virtualization 1 “Supercharging PlanetLab – A High Performance, Multi-Application, Overlay Network Platform”, J. Turner et al., SIGCOMM 2007

7 Virtualization using FPGAs  A novel network virtualization substrate which Uses FPGA to implement high performance virtual routers Introduces scalability through virtual routers in host software Exploits reconfiguration to customize hardware virtual routers

8 System Overview SRAM PCI 1G Ethernet I/F Software Virtual Router Software Virtual Router Software Virtual Router Kernel driver Software bridge Linux NetFPGA PHY SDRAM HW VRouter NIC

9 Architecture

10 Scalable Network Virtualization  Approaches for implementing scalable virtual routers Single receiver approach All packets routed through NetFPGA hardware Multi-receiver approach Use a switch to separate packets to NetFPGA and software

11 Virtual Router Customization  Multiple virtual routers share the substrate  Individual virtual routers may need customization  Challenge Minimize the impact on traffic in shared hardware virtual routers during modification

12 Multi Receiver Approach

13 Dynamic Reconfiguration Address Remap Sw Virtual Router New HW Virtual Router Reconfigure FPGA

14 Single receiver approach

15 Partial Reconfiguration  Use partial reconfiguration to independently configure virtual routers

16 Partial Reconfiguration  Up to 2 partially reconfigurable virtual routers in Virtex 2  Up to 20 partially reconfigurable virtual routers in Virtex 5

17 Experimental Approach  Metrics Throughput Latency  Packet generation NetFPGA packet generator iPerf  Ping utility used for latency measurements  Software virtual routers run on 3Ghz AMD X processor, 2GB RAM, Intel E1000 GbE in PCIe slot Source NetFPGA Pktgen/ iPerf Virtual Router Sink NetFPGA Pktcap/ iPerf 1Gbps

18 Dynamic Reconfiguration Overhead  Full FPGA reconfiguration Source pings destination through a single h/w virtual router Migrate traffic to software Reconfigure FPGA Migrate traffic to hardware 12 seconds reconfiguration overhead  Partial FPGA reconfiguration 0.6 seconds reconfiguration Remaining virtual routers in FPGA remain active

19 Throughput of Single Hardware Virtual Router  Hardware virtual router 1 to 2 order better than the software virtual router  Consistent forwarding rates vs packet size

20 Full FPGA Reconfiguration  Two virtual routers (A, B) initially in FPGA  During reconfiguration router A migrated to software, the other eliminated  After reconfiguration two virtual routers (A, B’) again in FPGA Reduced Throughput

21 Partial FPGA Reconfiguration  A remains in hardware and operates at full speed  20X speedup in reconfiguration down time due to partial reconfiguration Sustained Throughput

22 Scalability - Average Throughput of Virtual Routers  Aggregate throughput of 1Gbps up to 4 h/w virtual routers  Adding software virtual routers causes drop in aggregate throughput

23 Scalability – Average Latency of Virtual Routers  Latency of h/w virtual router substantially better than software virtual router

24 Throughput Effect of Reconfiguration Frequency  Partial reconfiguration beneficial during frequent updates

25 Average throughput for combined hardware/software  Rigid placement constraints limit #hardware virtual routers  Larger FPGAs sustain high throughputs for more virtual routers

26 Altera DE4

27 Throughput Measurements on DE-4 Reference Router  Consistent packet forwarding rates of 1Gbps for all packet sizes ( ) bytes.  Packet throughput matches NetFPGA reference router in all cases.  Packet buffering in on-chip SRAM (300Kbit).

28 Resource Utilization Altera DE4NetFPGA UsedAvailable%UsedAvailable% Combinat ional LUTs 24,727182,40014%19,78347,23241% Logic Registers 34,218182,40019%14, % Memory bits 1,448, ,625,79 2 9% % IOs % %  Logic Utilization  14% LUTs  19% Logic registers  9% Memory bits  13% IOs

29 Reconfiguration Time Partial Reconfiguration Full Reconfiguration  20X Faster virtual router updates with partial reconfiguration

30 Resource Usage and Power Consumption  Virtex 2 can support 5 h/w virtual routers (without support for software routers) 4 h/w virtual routers (with support for software routers) 2 partially reconfigurable hardware routers  Virtex 5 can support up to 32 virtual routers  A single h/w virtual router consumes 156mW static power 688mW dynamic power  Clock gating saves 10% power

31 Dynamic Virtual Network Allocation  Assign virtual networks to software/hardware virtual routers based on bandwidth-resource requirements  15-20% more successful network upgrades with dynamic allocation

32 Conclusion  FPGAs are ideal for a variety of networking applications Partial reconfiguration growing in importance  Virtual networking is an emerging networking area Combined FPGA and software system gives high performance and scalability A novel heterogeneous network virtualization substrate using FPGAs  NetFPGA platform used to implement up to five virtual routers Two order of magnitude throughput increase versus software.  Partial FPGA reconfiguration reduces the number of implemented routers but reduces reconfiguration time to 0.6s Allocation algorithm migrates highest throughput routers to hardware