Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.

Slides:



Advertisements
Similar presentations
Clare Smtih SHARC Presentation1 The SHARC Super Harvard Architecture Computer.
Advertisements

Is There a Real Difference between DSPs and GPUs?
DSPs Vs General Purpose Microprocessors
Lecture 4 Introduction to Digital Signal Processors (DSPs) Dr. Konstantinos Tatas.
Intel Pentium 4 ENCM Jonathan Bienert Tyson Marchuk.
Processor Architecture Needed to handle FFT algoarithm M. Smith.
Jan 28, 2004Blackfin Compute Unit REV B A comparison of DSP Architectures BlackFin ADSP-BFXXX Compute Unit Based on a ENEL white paper prepared by.
Real time DSP Professors: Eng. Julian S. Bruno Eng. Jerónimo F. Atencio Sr. Lucio Martinez Garbino.
Overview of Popular DSP Architectures: TI, ADI, Motorola R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2003.
 Understanding the Sources of Inefficiency in General-Purpose Chips.
Blackfin ADSP Versus Sharc ADSP-21061
This presentation will probably involve audience discussion, which will create action items. Use PowerPoint to keep track of these action items during.
Software and Hardware Circular Buffer Operations First presented in ENCM There are 3 earlier lectures that are useful for midterm review. M. R.
Introduction.
Sampling, Reconstruction, and Elementary Digital Filters R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2002.
1 Architectural Analysis of a DSP Device, the Instruction Set and the Addressing Modes SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software.
1 SHARC ‘S’uper ‘H’arvard ‘ARC’hitecture Nagendra Doddapaneni ER hit HAR ect VARD ure SUP Arc.
20 October 2003WASPAA New Paltz, NY1 Implementation of real time partitioned convolution on a DSP board Enrico Armelloni, Christian Giottoli, Angelo.
DSP Chip Architecture Team Members: Steve McDermott Ken Whelan Kyle Welch.
Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.
ECEN4002 Spring 2002DSP Lab Intro R. C. Maher1 A Short Introduction to DSP Microprocessor Architecture R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2002.
Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.
An introduction to Digital Signal Processors (DSP) Using the C55xx family.
Microcomputer Systems 1 Introduction to DSP’s. 9 August 2015Veton Këpuska2 Introduction to DSP’s  Definition: DSP – Digital Signal Processing/Processor.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
1 DSP Implementation on FPGA Ahmed Elhossini ENGG*6090 : Reconfigurable Computing Systems Winter 2006.
DSP. What is DSP? DSP: Digital Signal Processing---Using a digital process (e.g., a program running on a microprocessor) to modify a digital representation.
Digital Signal Processors for Real-Time Embedded Systems By Jeremy Kohel.
0 - 1 Digital Signal Controller TMS320F2812 Texas Instruments Incorporated European Customer Training Center University of Applied Sciences Zwickau (FH)
Processor Architecture Needed to handle FFT algoarithm M. Smith.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Cosc 4242 Signals and Systems Introduction. Motivation Modeling, characterization, design and analysis of natural and man-made systems General approaches.
Software Defined Radio 長庚電機通訊組 碩一 張晉銓 指導教授 : 黃文傑博士.
Classifying GPR Machines TypeNumber of Operands Memory Operands Examples Register- Register 30 SPARC, MIPS, etc. Register- Memory 21 Intel 80x86, Motorola.
DSP Processors We have seen that the Multiply and Accumulate (MAC) operation is very prevalent in DSP computation computation of energy MA filters AR filters.
Introduction Advantage of DSP: - Better signal quality & repeatable performance - Flexible  Easily modified (Software Base) - Handle more complex processing.
EE3A1 Computer Hardware and Digital Design
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU CORDIC (Coordinate rotation digital computer) Ref: Y. H. Hu, “CORDIC based VLSI architecture.
Chapter 1 Introduction. Dr. Naim Dahnoun, Bristol University, (c) Texas Instruments 2002 Chapter 1, Slide 2 Learning Objectives  Why process signals.
SHARC DSPs SHARC is a DSP architecture designed and fabricated by Analog Devices, Inc. As of Spring 2005, they manufacture and sell 22 DSPs based on the.
VLSI Algorithmic Design Automation Lab. THE TI OMAP PLATFORM APPROACH TO SOC.
Digital Signal Processors (DSPs). DSP Advanced signal processor circuits MAC (Multiply and Accumulate) unit (s) - provides fast multiplication of two.
MICROOCESSORS AND MICROCONTROLLER:
DSP Architectures Additional Slides Professor S. Srinivasan Electrical Engineering Department I.I.T.-Madras, Chennai –
Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria
The Evolution of TMS, Family of DSP’s
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Fundamentals of Programming Languages-II
An introduction to Digital Signal Processors (DSP) Using the C55xx family.
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Real-time Digital Signal Processing Digital Filters.
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
Programmable Logic Devices
CORDIC (Coordinate rotation digital computer)
ECE354 Embedded Systems Introduction C Andras Moritz.
Real time DSP Professors: Eng. Diego Barral Mr. Jerónimo Acencio
Embedded Systems Design
Professors: Eng. Diego Barral Eng. Mariano Llamedo Soria Julian Bruno
Introducing Embedded Systems and the Microcontrollers
Introduction.
Digital Signal Processors
Subject Name: Digital Signal Processing Algorithms & Architecture
Subject Name: Digital Signal Processing Algorithms & Architecture
Introduction to Digital Signal Processors (DSPs)
Chapter 1 Introduction.
Convolution, GPS and the TigerSHARC XCORRS instr.
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Digital Signal Processors-1
Introduction to 5685x Series
ADSP 21065L.
Presentation transcript:

Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria

Introduction Why Digital? A brief comparison with analog.

Recommended bibliography RG Lyons, Understanding Digital Signal Processing. Prentice Hall Ch2: Periodic Sampling SW Smith, The Scientist and Engineer’s guide to DSP. California Tech. Pub Ch1: The Breadth and Depth of DSP Ch3: ADC and DAC NOTE: Many images used in this presentation were extracted from the recommended bibliography.

Advantages Flexibility. Easily modifiable and upgradeable. Reproducibility. Don’t depend on components tolerance. Exactly reproduced from one unit to other. Reliability. No age or environmental drift. Complexity. Allows sophisticated applications in only one chip.

The BIG picture Real time algorithms Results FAST!

Sampling signals: A very important first step.

Sampling continuous signals (CT)

Aliasing and frequency ambiguity

Sampling band-pass signals for any positive integer m, where fs≥2B is accomplished.

DSP hardware

What can we do with a DSP? Almost any linear and nonlinear system (PID controller). Digital filters (FIR-IIR). Adaptive systems (LMS algorithm). Modulators and demodulators. Any mathematical intensive algorithm (FFT-DCT-WT).

Real time constraints Algorithms time (t A ) MUST fit between two consecutive sampling periods (t S ). Thus t A limits the maximum frequency that a system can work. The definition of real time is VERY application dependant (faster speed of evolution of the system).

Linear systems implementation Being x(n) and h(n) are arrays of numbers. If we want to compute y(n) we have to multiply and sum the last M samples, being M the length of h(n). This repeated for every new sample received from de ADC. As you can see, any linear system uses multiplications, accumulations (sums), and loops intensively.

Fast Fourier transform FFT

Summary of desirable features of a DSP Fast in mathematics operations, and combinations of them (multiply and sum specially). Flexible addressing modes (bit reversal, circular buffers, zero overhead loops) DSP specific instruction set (arithmetic shifting, saturating arithmetic, rounding, normalization) Minimum overhead peripherals (communications devices specially) Application specific DSP instructions (Video, Control, Audio)

So, those are DSP math features Multiply and Accumulators (MAC’s) units. ALU’s (fixed and floating point). Barrel shifters. Depending on DSP application, more than one unit are present in modern DSP’s, allowing parallelism. Harvard (modified) architecture provide multiple operations per cycle.

Another important features RISC like registers and instruction set Multiple data/program buses. Address generator units for flexible addressing and efficient looping. DMA controller for handling peripherals.

DSP clasification Fixed or floating point arithmetic. Million Integer operations Per Second MIPS or MFLOPS. Application specific features (video, audio, control, communications). Memory

Why DSP hardware? 1.General purpose microprocessors and microcontrollers (µP) 2.General purpose digital signal processors (DSP chips) 3.Digital building blocs (DBB) such as multiplier, adder, program controller 4.Special purpose (custom) devices such as application specific integrated circuits (ASIC)

Analog Devices ADSP-2181

Analog Devices BF535

Analog devices SHARC

Analog devices Tiger SHARC

Application vs. target market

Blackfin Road map