Dynamic Test Set Selection Using Implication-Based On-Chip Diagnosis Nuno Alves, Yiwen Shi, Nicholas Imbriglia, and Iris Bahar Brown University Jennifer.

Slides:



Advertisements
Similar presentations
Chapter 9 -- Simplification of Sequential Circuits.
Advertisements

Using Implications for Online Error Detection Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence, RI
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.
CSCI 4717/5717 Computer Architecture
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.
1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
2-1 Chapter 2 - Data Representation Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring Computer Architecture.
1 Lecture 28 Timing Analysis. 2 Overview °Circuits do not respond instantaneously to input changes °Predictable delay in transferring inputs to outputs.
NATW 2008 Using Implications for Online Error Detection Nuno Alves, Jennifer Dworak, R. Iris Bahar Division of Engineering Brown University Providence,
1/28 ECE th May 2014 H ardware Implementation of Self-checking circuits on FPGA Project Team #1 Chandru Loganathan Sakshi Gupta Vignesh Chandrasekaran.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.
Slide 1/20 Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays Authors: Wenjing Rao, Alex Orailoglu, Ramesh Karri Conference: DSN 2007.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
X-Compaction Itamar Feldman. Before we begin… Let’s talk about some DFT history: Design For Testability (DFT) has been around since the 1960s. The technology.
4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
4/26/05Cheng: ELEC72501 A New Method for Diagnosing Multiple Stuck- at-Faults using Multiple and Single Fault Simulations An-jen Cheng ECE Dept. Auburn.
BIST vs. ATPG.
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.
Linear Recurrence Relations in Music By Chris Hall.
Chapter 6-2 Multiplier Multiplier Next Lecture Divider
DYNAMIC TEST SET SELECTION USING IMPLICATION-BASED ON-CHIP DIAGNOSIS Nicholas Imbriglia, Nuno Alves, Elif Alpaslan, Jennifer Dworak Brown University NATW.
Unit V Fault Diagnosis.
Reporter: PCLee. Assertions in silicon help post-silicon debug by providing observability of internal properties within a system which are.
SiLab presentation on Reliable Computing Combinational Logic Soft Error Analysis and Protection Ali Ahmadi May 2008.
ISV Innovation Presented by ISV Innovation Presented by Business Intelligence Fundamentals: Data Cleansing Ola Ekdahl IT Mentors 9/12/08.
European Test Symposium, May 28, 2008 Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence, RI Kundan.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 Compacting Test Vector Sets via Strategic Use of Implications Kundan Nepal Electrical Engineering Bucknell University Lewisburg, PA Nuno Alves, Jennifer.
By Praveen Venkataramani
Re-Configurable Byzantine Quorum System Lei Kong S. Arun Mustaque Ahamad Doug Blough.
Detecting Errors Using Multi-Cycle Invariance Information Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence,
An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.
Abdul-Rahman Elshafei – ID  Introduction  SLAT & iSTAT  Multiplet Scoring  Matching Passing Tests  Matching Complex Failures  Multiplet.
VLSI Test Symposium, 2011 Nuno Alves, Yiwen Shi, and R. Iris Bahar School of Engineering, Brown University, Providence, RI Jennifer Dworak Department of.
Revision Mid 1 Prof. Sin-Min Lee Department of Computer Science.
Synchronous Counter Design
04/21/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Functional & Timing Verification 10.2: Faults & Testing.
A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN
4.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
VLSI Testing Lecture 14: System Diagnosis
Analysis of Clocked Sequential Circuit
SLIDES FOR CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
VLSI Testing Lecture 15: System Diagnosis
Overview: Fault Diagnosis
Pattern Compression for Multiple Fault Models
Automatic Test Generation for Combinational Circuits
FPGA Glitch Power Analysis and Reduction
Automatic Test Pattern Generation
Guihai Yan, Yinhe Han, and Xiaowei Li
Sungho Kang Yonsei University
EGR 2131 Unit 12 Synchronous Sequential Circuits
ECE 352 Digital System Fundamentals
Communication Driven Remapping of Processing Element (PE) in Fault-tolerant NoC-based MPSoCs Chia-Ling Chen, Yen-Hao Chen and TingTing Hwang Department.
Implementation of CMOS Logic Circuits with
Chapter 9 -- Simplification of Sequential Circuits
Presentation transcript:

Dynamic Test Set Selection Using Implication-Based On-Chip Diagnosis Nuno Alves, Yiwen Shi, Nicholas Imbriglia, and Iris Bahar Brown University Jennifer Dworak Southern Methodist University Kundan Nepal Bucknell University

Chips that Pass Manufacturing Test Can Fail due to Multiple Reasons in the Field Soft Errors & Noise Latent Defects & Test Escapes Wearout Knowledge of Where the Failure Occurred Can Be Very Useful Which portions of the design should be hardened in the next design iteration? In a multi-core architecture, where are other identical cores more likely to fail? How can we optimize future test sets to test for developing wearout? The Problem: Many Online Detection Schemes Provide Little Diagnostic Information

Logic Implications Capture Relationships Between Circuit Sites Implications are naturally- occurring relationships between the values at combinations of circuit sites. In the circuit on the left, N5 = 1 implies that N9 = 0. In the steady-state, this relationship should always hold if the circuit is operating correctly. N5 =1  N9 = 0

Implication Checkers Can Be Used to Monitor A Circuit for Errors A small amount of additional hardware may be added to a circuit to verify that implications are satisfied during normal circuit operation. For example, an AND gate may be used to identify the case where both N5 and N9 are equal to one, a condition that violates the implication and indicates an error. Implication Hardware for N5 =1  N9 = 0

Each Implication Can Monitor Only a Subset of the Circuit Faults P Q Direct Path P=0 → Q=0 Faults along the path may be detected P Q P=1 → Q=1 Faults along reconverging paths may be detected Reconvergent Fanout Divergent Fanout P Q Faults along paths to common ancestors may be detected Q=0 → P=0 A good subset of all implications must be chosen for monitoring with checker hardware to obtain good overall coverage at reasonable cost.

If we can identify which implication has failed, we can obtain a suspect list of faults that could have caused the failure. We need to modify the checker logic to include flip- flops at the output of each implication that save the error signals so that we can determine which implication failed and create a failure signature.

Reducing the Area Overhead: Group Implications A flip-flop is approximately four times as expensive as our standard implication checker hardware. To obtain reasonable overhead, our implications must be grouped. Several implications are fed into a single OR gate, and the error signal at the output of the OR gate is captured in a flip flop. Additional overhead may be traded for additional diagnostic resolution.

Greedy Implication Grouping Procedure We use a greedy algorithm to group implications that cover the same faults: Start with a dictionary matrix that specifies which faults are detectable by each implication. Group implications with the smallest number of mismatches (as shown in Step 1). Continue until the desired number of groups is obtained.

Application: On-Chip Test Set Selection In a multi-core architecture, other homogeneous cores may be susceptible to the same issues that caused the first core to fail. On-chip testing of other cores for the same failure mechanisms may allow problem cores to be taken offline before they fail during user operation. Tests applied should: 1) Focus on areas of the circuit that could have caused the original error 2) Provide multiple detections of the faults of interest 3) Be short to reduce the amount of power, time, etc. spent on test Diagnostic Information from Test Set Selection Can Help Us Intelligently Target Our Tests!

On-Chip Test Set Selection Procedure Test sets are selected from a test superset (in our case, a 15-detect test set). Short test tests to be applied if a given implication failed are determined a priori and the results stored in the Implication Assignment Table. On an implication failure, the failing bit(s) in the implication failure signature are compared to the bits in the implication assignment table, and patterns are selected. The selected patterns are used to test all identical cores.

Number of Detections for Suspect Faults during Test For each circuit, an implication set corresponding to approximately 10% hardware overhead was obtained according to the method in [1]. Test Supersets consisting of 15 detect test sets were obtained from Mentor Graphics FastScan. The number of test patterns selected on an implication failure is 20. The chart above shows the minimum, maximum, and average number of detections for each suspect fault by the 20-pattern test subset selected on the corresponding implication failure averaged across all implications in the checker hardware. Significant detections are obtained even with very short test sets!

Average Suspect List Size For Grouped/Ungrouped Checkers Checker logic was grouped so that the ratio of flip- flops to implication checkers is approximately four. The average size of the suspect lists is shown in the figure to the left. Comparison to Logic Duplication We also analyzed the diagnostic resolution obtained when the failing output is identified through logic duplication and output comparison. The graph shows the size of the suspect fault list and the number of detections of each targeted fault. The suspect list is larger than with implications and the number of detections during test is lower.

Conclusions Because logic implications cover only a relatively small portion of the circuit, they can often provide very good diagnostic resolution when a failure occurs. Once suspect failure locations are identified, they can be targeted explicitly during on-chip test. Our methods allow us to select very short sets of test patterns on an implication failure that can detect suspect faults multiple times—in some cases 20 times for a 20-pattern test set. [1] N. Alves, A. Buben, K. Nepal, J. Dworak, and R. I. Bahar, “A Cost Effective Approach for Online Error Detection Using Invariant Relationships, IEEE Transactions on CAD, vol. 29, no. 5, pp , May 2010

Dynamic Test Set Selection Using Implication-Based On-Chip Diagnosis

Nuno Alves, Yiwen Shi, Nicholas Imbriglia, and Iris Bahar Brown University, Providence, RI, USA Jennifer Dworak Southern Methodist University, Dallas, TX, USA

Kundan Nepal Bucknell University, Lewisburg, PA, USA