Optical AO WFS Detector Developments at ESO

Slides:



Advertisements
Similar presentations
HIPPO, a Flexible Front-End Signal Processor for High-Speed Image Sensor Readout Carl Grace, Dario Gnani, Jean-Pierre Walder, and Bob Zheng June 10, 2011.
Advertisements

19-24 June 2005 Philippe Feautrier - SDW Zero noise wavefront sensor development within the Opticon European network Philippe Feautrier a, Thierry.
Digital to Analog and Analog to Digital Conversion
Wide-Band Spice Model of the High-Speed and High-Voltage Transformers for the CCD220 Jorge Romero University of Málaga ( Javier Reyes.
In situ testing of detector controllers Roger Smith Caltech
Pixel-level delta-sigma ADC with optimized area and power for vertically-integrated image sensors 1 Alireza Mahmoodi and Dileepan Joseph University of.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
Cameras for scientific experiments A brave attempt to give an overview of the different types and their pros & cons Grouptalk Optical Sciences, may
CHARGE COUPLING TRUE CDS PIXEL PROCESSING True CDS CMOS pixel noise data 2.8 e- CMOS photon transfer.
Mid-IR photon counting array using HgCdTe APDs and the Medipix2 ROIC
21/05/2010Fast detectors - Opticon Board Malta1. The conclusion of FP6 21/05/2010Fast detectors - Opticon Board Malta2.
June 2005 SDW Dedicated L3CCD for AO 1 Mark Downing, Norbert Hubin, Markus Kasper, Javier Reyes, Manfred Meyer, Dietrich Baade European Southern.
1D or 2D array of photosensors can record optical images projected onto it by lens system. Individual photosensor in an imaging array is called pixel.
Charge-Coupled Device (CCD)
A compact, low power digital CDS CCD readout system.
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology The digital equivalent of dual slope integration.
SPiDeR  First beam test results of the FORTIS sensor FORTIS 4T MAPS Deep PWell Testbeam results CHERWELL Summary J.J. Velthuis.
Final Year Project A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung
 Johann Kolb, Norbert Hubin  Mark Downing, Olaf Iwert, Dietrich Baade Simulation results:  Richard Clare Detectors for LGS WF sensing on the E-ELT 1AO.
Douglas Jordan 1, Paul Jorden 1, Claude Carignan 2, Jean-Luc Gach 3, Olivier Hernandez 4 A Novel 4k×4k EMCCD Sensor for Scientific Use 1 e2v technologies.
Bulk Silicon CCDs, Point Spread Functions, and Photon Transfer Curves: CCD Testing Activities at ESO Mark Downing, Dietrich Baade, Sebastian Deiries, (ESO/Instrumentation.
ISUAL Sprite Imager Electronic Design Stewart Harris.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
10-11 Sept 2007 JRA2 - Opticon FP6 MTR 1 JRA2 Report “Fast Detector for AO” Opticon Mid-Term Review chairman: Philippe Feautrier – INSU/CNRS.
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
Low Light Level CCDs (LLLCCD) A new idea from Marconi (EEV) to reduce or eliminate CCD read-out noise.
Our Mission Visible detectors fully matching the requirements of Adaptive Optics wavefront sensors for 10m class telescopes do not yet exist: current detectors.
Edimburg June 2006 Fast detectors 1 Fast detectors (for E-ELT AO) Philippe Feautrier INSU/CNRS-LAOG.
Interconnect Focus Center e¯e¯ e¯e¯ e¯e¯ e¯e¯ IWSM 2001Sam, Chandrakasan, and Boning – MIT Variation Issues in On-Chip Optical Clock Distribution S. L.
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
10/26/20151 Observational Astrophysics I Astronomical detectors Kitchin pp
ESO AO Detector Controller for the E-ELT Javier Reyes, Mark Downing European Southern Observatory, ESO ( Jorge Romero University of.
Brazilian Tunable Filter Imager (BTFI) Preliminary Design Review (PDR)‏ USP-IAG Universidade de São Paulo 18-19th June 2008 Julian David Rodriguez Javier.
Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.
Calorimeter upgrade meeting – Phone Conference– May 5 th 2010 First prototyping run Upgrade of the front end electronics of the LHCb calorimeter.
Astronomical Institute University of Bern 31th IADC Meeting, April , 2013, ESOC, Darmstadt, Germany Improved Space Object Observation Techniques.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
Page 1 Adaptive Optics in the VLT and ELT era Wavefront sensors, correctors François Wildi Observatoire de Genève.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
THE CCD RIDDLE REVISTED: SIGNAL VERSUS TIME – LINEAR SIGNAL VERSUS VARIANCE – NON-LINEAR Mark Downing, Peter Sinclaire. European Southern Observatory ESO.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
Cameras For Microscopy Ryan McGorty 26 March 2013.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Lecture Notes / PPT UNIT III
Topic Report Photodetector and CCD
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Andrei Nomerotski 1 Andrei Nomerotski, University of Oxford for LCFI collaboration LCWS2008, 17 November 2008 Column Parallel CCD and Raw Charge Storage.
Nonvolatile memories:
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
Fully depleted CMOS sensor using reverse substrate bias
Optimisation of an EMCCD
Σ-D Analog to Digital Converter for CMOS Image Sensors Nonu Singh (RIT, MicroE Co-Op) Background After fabricating an imaging sensor it needs to be characterized.
A CMOS Image Sensor with Non-Destructive Readout Capability: Performance and Operational Considerations for Ground-Based Astronomy Presented by: Gary Sims,
SCIENTIFIC CMOS PIXELS
BESIII EMC electronics
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
Phase Frequency Detector &
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
Presentation transcript:

Optical AO WFS Detector Developments at ESO Mark Downing, Johann Kolb, Norbert Hubin, Javier Reyes, Manfred Meyer European Southern Observatory ESO (http://www.eso.org) Martin Fryer, Paul Jorden, Andrew Payne, Andrew Pike, Rob Simpson, Paul Jerram, Jerome Pratlong e2v technologies ltd (http://www.e2v.com) Bart Dierickx, Arnaud Defernez, Benoit Dupont Caeleste, Antwerp, Belgium (http://www.caeleste.be) Jorge Romero University of Málaga (http://www.uma.es) Philippe Feautrier, Eric Stadler Institut de Planétologie et d’Astrophysique de Grenoble (http:// http://ipag.osug.fr/) Jean-Luc Gach, Philippe Balard, Christian Guillaume Laboratoire d'Astrophysique de Marseille LAM (http://www.lam.oamp.fr) 09 Oct 2013 Downing Optical AO WFS

Outline L3Vision CCD220 – developed by e2v on behalf of ESO/OPTICON Deployment of AONGC Cameras on VLT AO instruments Test Result Summary Trades made with Deep Depletion CCD220 Improvements of the HV Clock Design SCTE Next challenge → LGSD/NGSD Large CMOS Visible AO WFS Imager for the ELT to sample the spot elongation of Laser Guide Stars Specifications Wavefront Sensor Architecture and Design First results 09 Oct 2013 Downing Optical AO WFS

e2v L3Vision CCD220 e2v CCD220: 240x240 24 µm pixels Metal Buttressed 2Φ 10 Mhz Clocks for fast image to store transfer rates. Store slanted to allow room for multiple outputs. 8 L3Vision Gain Registers/Outputs Each 15Mpix./s. OP 4 Gain Registers Store Area OP 8 Gain Registers Image Area 240x120 24□µm Image Area 240x120 24□µm OP 3 Store Area OP 7 OP 2 OP 6 Gain Registers Gain Registers OP 1 OP 5 e2v CCD220: 240x240 24 µm pixels Split frame transfer CCD 8 L3Vision EMCCD outputs < 0.1 e- RoN at 1,500 fps Integral Peltier for cooling to -50ºC 09 Oct 2013 Downing Optical AO WFS

Deployment of AONGC WFS Cameras ERIS SPHERE HAWKI MUSE 09 Oct 2013 Downing Optical AO WFS

CCD220 Impressive (Measured) Test Results Requirement Measured Specification Frame Rate: > 1,500 fps >1,200 fps Read noise at gain of 300 < 0.2 e- < 1.0 e- Image Area Full Well: > 160 ke- > 5,000 e- Cosmetics: # of traps, bright/dark defects < 25 Dark Current: 1200fps & -40ºC 100fps & -50ºC < 0.02 e-/pix/frame < 0.05 e-/pix/frame < 0.04 e-/pix/frame Key goal specs are met Deep Depletion (highly sought after for better red response) is working as good as the standard silicon devices. Next Steps: Increase frame rate to 2,500 fps to extend use to E-ELT XAO (Extreme AO). Test shuttered device CCD219 for pulsed laser guide star applications. 09 Oct 2013 Downing Optical AO WFS

Trades made with Deep Depletion Device Deep Depletion enabled devices to be built out of thicker silicon (40µm) for better red response; Highly sought after for applications using Natural Guide Stars. 75% improvement 09 Oct 2013 Downing Optical AO WFS

Trades made with Deep Depletion Device Deep Depletion enabled devices to be built out of thicker silicon (40µm) for better red response; Highly sought after for applications using Natural Guide Stars. During charge integration if the image area is simply run into inversion for lowest dark current like the Std Si device then obtain very poor PSF. Deep Depletion Has an additional “p” well implant for EMCCD to work. A minimum bias is required to “punch-through” (depletion to extend beyond) this “p” well. Std Si 09 Oct 2013 Downing Optical AO WFS

Trades made with Deep Depletion Device Deep Depletion enabled devices to be built out of thicker silicon (40µm) for better red response; Highly sought after for applications using Natural Guide Stars. During charge integration if the image area is simply run into inversion for lowest dark current like the Std Si device then obtain very poor PSF. Solution is to use Tri-Level clocking to obtain the best trade between PSF and Dark Current. Low Level that takes the device into inversion for low dark current. High Level just right for good frame transfer and low Clock Induced Charge. Very High Level for integrating charge to tune the PSF. Integration Very High Level Frame Transfer Image Area Clock -0.5V High Level -8V Low Level 09 Oct 2013 Downing Optical AO WFS

Adjust Very High Level to Tune PSF VInteg=-8V VInteg=-4V VInteg=0V VInteg=4V VInteg=8V VInteg=12V Min. Goal Min met at > 2V. Goal met at > 8V. Min. Goal 09 Oct 2013 Downing Optical AO WFS

and trade with CIC and Dark Current 1200fps 100fps As expected CIC does not increase with integration voltage. Once out of inversion, dark current does not increase further with integration voltage. thanks to “Intrinsic dithering” – uses the fact that after inversion holes that have migrated into Si/SiO2 I/F have long release time constant. Goal Dark Current and PSF specs are met at 8V. 09 Oct 2013 Downing Optical AO WFS

Improvement to Design of HV Clock Peak Detector ~ 0V 20-50V Tpixel ON OFF Design → LC resonant circuit switch, transformer, and capacitor (includes that of the CCD phases); tune to resonate at pixel (switch) frequency; simple, low power dissipation. First implementation: levels stabilized by simply correction for the integrated difference between peak and reference level. Problem is that it does not respond quickly to transients/disturbances. Both measurements and simulations prove that the resonance circuit is very sensitive to any changes in the load. The load (the CCD) changes during read out due to changes in clock (inter) capacitances. 09 Oct 2013 Downing Optical AO WFS

At Unity Gain: Flat field is very flat 09 Oct 2013 Downing Optical AO WFS

However at gain, flat field varies with readout Oscilloscope shows the amplitude of the HV Clock varies during a frame read out and variation is proportional to illumination level. 09 Oct 2013 Downing Optical AO WFS

Solution is to use full PID controller in the feedback loop Peak Detector PID A properly designed PID controller should respond quickest to disturbances. 09 Oct 2013 Downing Optical AO WFS

Original design with step input 09 Oct 2013 Downing Optical AO WFS

Optimised design with step input 09 Oct 2013 Downing Optical AO WFS

“Proof of the Pudding” Afterwards Before 09 Oct 2013 Downing Optical AO WFS

SCTE - Long Tail of Residual Charge 520 gain elements Outputs 60 register elements Store section By reverse clocking the serial register able to get all charge in a single pixel 09 Oct 2013 Downing Optical AO WFS

SCTE - Long Tail of Residual Charge Lower range expanded Gain x 400 VROL=-5V L3Vision has long tail of residual charge SCTE gets worse with higher gain and signal thus need to operate at lowest gain for the application. To keep gain low, need to optimize for low read out noise at unity gain. 09 Oct 2013 Downing Optical AO WFS

The need for good SCTE With Shack Hartmann WFS, if SCTE does not vary much with signal then it is simply an offset in the centroid that can be subtracted. However, with pyramid WFS, SCTE appears as cross-talk into neighboring sub-apertures → spec. is < 1%. Sub-aperture 09 Oct 2013 Downing Optical AO WFS

Gain 400; SCTE Vs Serial Clock Low Level Best Amp Amp 0 Least Best Amp Amp 5 SCTE < 1% is only met when VROL = -7V; i.e. when serial register is clocked into inversion. Fortunately, Clock Induced Charge does not increase significantly. Tells us something about where the charge is being trapped – Si-SiO2 I/F Strategy Followed: Set up output amplifier biasing and serial register to maximize CIC and dark current as this guarantees that all charge is being detected. VROL=-4V VROL=-5V VROL=-6V VROL=-7V 09 Oct 2013 Downing Optical AO WFS

Gain 400: SCTE < 1% for all amplifiers with VROL=-7V 09 Oct 2013 Downing Optical AO WFS

Outline L3Vision CCD220 – developed by e2v on behalf of ESO/OPTICON Deployment of AONGC Cameras on VLT AO instruments Test Result Summary Trades made with Deep Depletion CCD220 Improvements of the HV Clock Design SCTE Next challenge → LGSD/NGSD Large CMOS Visible AO WFS for the ELT to sample the spot elongation of Laser Guide Stars Specifications Wavefront Sensor Architecture and Design First results 09 Oct 2013 Downing Optical AO WFS

Block Diagram of Full Size Device; LGSD 84x84 Sub-apertures each 20x20 pixels Pre-Amp & Gain of x1/2/4/8 20x1760 single slope ADCs Multiplexer/serializer Y-addressing Control Logic Pre-amp & Gain of x1/2/4/8 20 x1760 single slope ADCs 44 LVDS Serial Links 1760x1680 pixels Highly integrated All analog processing on-chip: correlated double sampling (CDS), programmable gain of x1/2/4/8 on the fly, 9/10 bit single slope ADCs, total effective 12 bit data conversion 20 top + 20 bottom rows processed in parallel to slow the read out per pixel (34µs) and beat down the noise. Fast LVDS serial interface to outside world simple digital interface; power consumption similar to high speed drivers to transport analog signals off-chip; better guarantee of achieving and maintaining low noise performance. Natural Guide Star Detector (NGSD) pioneering scaled down demonstrator ~ ¼ of full size → non-stitched 09 Oct 2013 Downing Optical AO WFS

Specifications of the LGSD (NGSD) Physical characteristics Pixel array (Refn pixels - 40 columns) 1760x1680 (880x840 pixels in NGSD) - 5x6cm requiring stitched design (>> max. reticle 25.5x32.5mm) Technology Thinned backside illuminated CMOS 0.18µm – TowerJazz APD3; 6 metal layers Silicon High resistivity 1000 ohm-cm → targeting thickness of 12µm Pixel pitch 24µm Pixel topology 4T pinned photodiode pixel with low noise threshold transistors; slit wafer run more speculative ultra low threshold → 1e- goal Array architecture 84x84 time coherent “sub arrays” of 20x20 (8x8 NGSD) pixels - LGSD image area size of 4x4cm Shutter Rolling shutter in chunks of 20 rows → synchronous temporal detection within a sub-aperture. 09 Oct 2013 Downing Optical AO WFS

Specifications of the LGSD (NGSD) Read out Number of rows read in parallel 40 (20 in NGSD) rows in parallel Number of ADC’s 40x1760 (20x880 in NGSD) at 9/10 bits Number of parallel LVDS channels 88 (22 in NGSD) Serial LVDS channel bit rate 210 Mb/s baseline, up to 420 Mb/s (desired) Frame rate 700 fps up to 1000 fps with degraded performance 2 to 3 Gpixel/s = 20 to 30 Gb/s over 88 parallel LVDS channels Power dissipation < 5W , (NGSD 0.5W) including the 88 LVDS drivers Actual LVDS driver dissipation per channel 6.0mW at maximum data rate; 4.5 mW in sub-LVDS 09 Oct 2013 Downing Optical AO WFS

Specifications of the LGSD/NGSD Performance Pixel full well QFW > 4000 e- Linearity to full well < 5% Read noise including ADC < 3.0 e-RMS Image lag < 2 % Dark Current < 0.5 e-/pixel/frame QE > 90% at 589nm; optimized for the red → BackSide Illumination (BSI) Point Spread Function < 0.8 pixel FWHM Cosmetics < 0.1% bad pixels Already verified in Technology Demonstrator 09 Oct 2013 Downing Optical AO WFS

Video Chain – single slope ADC Column bus 1 VRST VSF reset p-Si 2 transfer 4 n+ p+ 3 select 4T pixel Copy LVDS Out 110MHz DDR Sync Parallel to Serial D Q Clk Double Register B Ramp x1 x2 x4 x8 - + Pre-Amp Comparator Gray Code 9/10 D Q Clk A SN PPD video reset signal transfer comparator output Gray code ramp offset 512 Latch code Single slope ADC chosen for robustness, excellent low noise and linearity (DNL). Good compromise between speed, precision, power consumption, and area occupied 09 Oct 2013 Downing Optical AO WFS

LGSD Tentative Stitching Plan Corner Yaddressing 22x42 sub- apertures 11 LVDS & 8800 column ADCs 11 LVDS & 10.56mm 20.16mm 22x42 sub- apertures 5.28mm Yaddressing 10.56mm 11 LVDS & 8800 column ADCs Corner 20.16mm 10.08mm Reticle View 09 Oct 2013 Downing Optical AO WFS

NGSD anticipates scaling to LGSD Corner Yaddressing 22x42 sub-apertures 11 LVDS & 8800 column ADCs 11 LVDS & 10.56mm 20.16mm 5.28mm Yaddressing 22x42 sub-apertures 10.56mm 11 LVDS & 8800 column ADCs Corner 20.16mm 10.08mm Reticle View 09 Oct 2013 Downing Optical AO WFS

LRC40 Checksum Calculator Read out 88x42 Sub-Apertures South Half-Array Center line North Half-Array reset, select & transfer 20 sets of row select lines per SA 20x20 pixels per SA 4T 24um pixel 20 lines per column of pixel Sub- aperture row addresses (1 of 42) Random address Control Timing, clocks and biases ADC Gray Code BUS ADC Ramp 20 rows of column bias & pre-amp with gain of x1/2/4/8 settable SA by SA 20 rows of comparators (35,200) 20 rows of Registers A LRC40 Checksum Calculator Parallel to serial LVDS Outputs 110MHz Clock DDR Sync Copy Gain 20 rows of Registers B D Q 09 Oct 2013 Downing Optical AO WFS

Summary CCD220: Both Std Si and Deep Depletion variants of the CCD220 are working extremely well, production run of cameras is nearing completion, and our instrument project managers are now very happy. LGSD/NGSD: ESO has formed a good partnership with e2v and Caeleste. The design of the NGSD is complete and in fabrication. Extensive simulations have confirmed correct operation and performance. Devices will be available in the coming months for testing 09 Oct 2013 Downing Optical AO WFS

Thank You This work has been "partially funded by the OPTICON-JRA2 project of the European Commission FP6 and FP7 program, under Grant Agreement number 226604" 09 Oct 2013 Downing Optical AO WFS

TVP – optimises pixel deisgn Optimize the pixel design to find best trade between image lag, linearity, gain, and noise (white and 1/f) by testing: pixel variants with different transfer gate and transistor geometries; different threshold voltages of the nmos transistors; extra implants to improve image lag. VRST VSF reset 1 select 2 3 transfer 4 p+ Column bus n+ p+ implant Pinned photodiode p-Si p implant transfer gate reset select 09 Oct 2013 Downing Optical AO WFS