CoolRunner ™ -II CPLDs in Cell Phone Security. Quick Start Training Overview Application Example: Cell Phone Security Feature Overview Shadow RAM based.

Slides:



Advertisements
Similar presentations
Sistemas Digitais I LESI - 2º ano Lesson 9 - Memory, CPLDs and FPGAs U NIVERSIDADE DO M INHO E SCOLA DE E NGENHARIA Prof. João Miguel Fernandes
Advertisements

CoolRunner-II CPLDs in Security. Quick Start Training Agenda Some Security Basics – Security – Cryptography CoolRunner-II Security Features Securing Things.
Lab 11 : Memory System Fundamentals :
ECE 506 Reconfigurable Computing Lecture 2 Reconfigurable Architectures Ali Akoglu.
FPGA (Field Programmable Gate Array)
Smart Card Reader. Quick Start Training Agenda Smart Card Introduction ISO 7816 Standard Smart Card Operation CoolRunner-II Smart Card Reader CoolRunner-II.
Chapter 5 Internal Memory
Computer Organization and Architecture
Computer Organization and Architecture
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
1 Homework Reading –Tokheim, Chapter 12-1 through 12-4 Machine Projects –MP4 due at start of next class Labs –Continue with your assigned section.
Technology & Architecture
LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.
TM This document is strictly confidential and proprietary of SMIC. It must not be copied or used for any purpose other than for reference only, and SMIC.
XPower for CoolRunner™-II CPLDs
Introduction to Chapter 12
What is memory? Memory is used to store information within a computer, either programs or data. Programs and data cannot be used directly from a disk or.
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
DIRECT MEMORY ACCESS CS 147 Thursday July 5,2001 SEEMA RAI.
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Memory Devices Wen-Hung Liao, Ph.D..
TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.
VAHCS Voice Activated Home Control System By: Kyle Joseph Troy Resetich Advisors: Dr. Malinowski Dr. Schertz.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Basic Computer Organization CH-4 Richard Gomez 6/14/01 Computer Science Quote: John Von Neumann If people do not believe that mathematics is simple, it.
Logic Device and Memory. Tri-state Devices Tri-state logic devices have three states: logic 1, logic 0, and high impedance. A tri-state device has three.
Compact Flash for CoolRunner™-II CPLDs. Quick Start Training Agenda Introduction What is Compact Flash? CoolRunner-II Implementation Block Diagram Applications.
1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.
INPUT-OUTPUT ORGANIZATION
EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.
Khaled A. Al-Utaibi Memory Devices Khaled A. Al-Utaibi
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
CoolRunner™-II Advanced Features - II. Quick Start Training Advanced CoolRunner-II Techniques-II On the Fly Reconfiguration (OTF) – Understanding OTF.
Memory Hierarchy.
Chapter 5 Basic Input/Output System (BIOS)
Basic Input Output System
The Components of the System Unit Chapter 4 By: Janice Colon.
Computing Hardware Starter.
Memory and Programmable Logic
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
Computer Processing of Data
Introduction to Computing: Lecture 4
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.
XPower for CoolRunner™ XPLA3 CPLDs. Quick Start Training Overview Design power considerations Power consumption basics of CMOS devices Calculating power.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
J. Christiansen, CERN - EP/MIC
Fast Zero Power File Number Here ®. ® Traditional CPLDs  CPLDs migrated from Bipolar to CMOS — Easier platform to design upon — Lower.
Memory and Storage Dr. Rebhi S. Baraka
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
Basic Input/Output System (BIOS). 5.1Introduction to BIOS Basic Input / Output System (BIOS) boot the computer by providing a basic set of instructions.
Computer Architecture Lecture 24 Fasih ur Rehman.
Automatic accident avoiding system PROJECT MEMBERS MUTHUKUMAR.K (05ME33) SAKTHIDHASAN.S (05ME39) SAKTHIVEL.N (05ME40) VINOTH.S (05ME56) PROJECT GUIDE:
CE Operating Systems Lecture 2 Low level hardware support for operating systems.
© GCSE Computing Computing Hardware Starter. Creating a spreadsheet to demonstrate the size of memory. 1 byte = 1 character or about 1 pixel of information.
CE Operating Systems Lecture 2 Low level hardware support for operating systems.
Computer Hardware – System Unit
Computer Architecture Chapter (5): Internal Memory
Voice Controlled Robot by Cell Phone with Android App
Internal Memory.
COOLRUNNER II REAL DIGITAL CPLD
Fast Zero Power.
William Stallings Computer Organization and Architecture 7th Edition
BIC 10503: COMPUTER ARCHITECTURE
كارت هوشمند چيست وچگونه كار مي‌كند؟
MICROPROCESSOR MEMORY ORGANIZATION
2.C Memory GCSE Computing Langley Park School for Boys.
Presentation transcript:

CoolRunner ™ -II CPLDs in Cell Phone Security

Quick Start Training Overview Application Example: Cell Phone Security Feature Overview Shadow RAM based CPLDs Background Mode Programming Demonstration

Quick Start Training Wall Street Journal Article

Quick Start Training Application Example: Cell Phone Security SIM based cell phones such as those in Europe are a high priority target for thieves User is identified by SIM card in phone Thief steals phone, removes SIM Sells phone

Quick Start Training Subscriber Identity Module (SIMs) E 2 PROM RAM CPU ROM I/O RST CLK VCC GND SMART CARD Technology Subscriber Identity Module block diagram – ISO 7816 for original – New models: UIM, R-UIM

Quick Start Training Bullet Proof Security? Absolute security is just not possible – With enough time, money and resources, determined thieves can always find a way However... – By increasing the difficulty/risk of the theft, it is possible to increase the ‘cost’ of the crime such that it is not economically viable How can CoolRunner-II CPLDs help?

Quick Start Training CoolRunner-II CPLD Advanced Features CoolRunner-II CPLDs contain “designer friendly” new features that add value to the CPLD product line – DualEdge Flip Flops – Clock Divider – Schmitt Trigger inputs – DataGATE – Four levels of security – OTF Reconfiguration

Quick Start Training Traditional CPLDs - bipolar sense amp product terms – Always consumes power – Even at standby – Performance is traded for power consumption as devices get larger CoolRunner-II RealDigital design uses 100% CMOS for product terms – Virtually no standby current – Combines high performance & ultra low power – No power limits on device size RealDigital™ Design Advantage RealDigital : CMOS Everywhere - Zero Static Power C B A D Sense amplifier 0.25mA each - Standby Higher I CC at Fmax A B C Turbo vs Non Turbo Larger R = slower response & less power Vcc

Quick Start Training RealDigital Configuration Method Sense amplifiers are required to read from NV memory Once configuration data captured in SRAM cell, NV memory is turned off C B A D Vdd A A From non-volatile

Quick Start Training Two Configuration Storage Areas At time of power up (or ISP forced initialization) data is transferred from NV block to SRAM block After initialization, NV block contents have no influence on device operation NV Block may be modified while part is running, with no effect on operation of PLD Data transfer from NV to SRAM occurs in ~30 to 200 us NV SRAM

Quick Start Training An Opportunity for Innovation Since the operation of the device is controlled completely by the SRAM contents, and Since the EE portion of the device has no bearing on the operation of the CPLD once configuration is complete, therefore: It is possible to reprogram the NV portion of the CPLD while the CPLD is running and fully operational! This background mode programming is known as On The Fly (OTF) reconfiguration

Quick Start Training Take a Byte Out of Crime…. Insert CoolRunner-II CPLD into mission critical aspect of phone, and interface to SIM card E 2 PROMRAM CPU ROM I/O RST CLK VCC GND CoolRunner-II JTAG Microproc. JTAG SIM Mission Critical Feature Keyboard, display interface, or RF controller

Quick Start Training Basic Handset Flow Phone operable SIM Match? Y Enter User Code Code Match? Y Accept New SIM N N Perform Self Erase User must know security code to switch out SIM cards Incorrect code results in disablement

Quick Start Training Self Erase CoolRunner-II CPLD can operate independent of NV contents or manipulation of NV memory CPLD can modify its own contents as part of the normal operation Three I/O pins are tied to TDI, TMS, TCK These three pins manipulate the JTAG signals to produce a bulk erased device

Quick Start Training Self Erase (cont.) Simple state machine indexes through and drives TDI,TMS, and TCK. Some timers exist to produce required ‘burn time’ delays. After programming EE array, device initiates an ‘Init’ command Part erases itself using design requiring only 27mc (75 states and a few timers) Easily fits into smallest CoolRunner-II CPLD

Quick Start Training Generation of OTF Files Obviously, self erase is a small, intensely specific application How would other, more complicated reconfigurations be generated?

Quick Start Training OTF via IMPACT IMPACT is the ISP configuration utility provided by Xilinx Typical use is direct ISP operation: Erase, Program, Verify, Blank Check etc. Users may modify their SVF file to function as OTF by making a simple modification to the SVF file

Quick Start Training Enabling OTF In normal SVF flow, select “On-The-Fly Program” to generate appropriate SVF file

Quick Start Training Demonstration A small demo board has been created to illustrate this capability Please allow us to play a brief movie showing the operation of this board

Quick Start Training Summary CoolRunner-II CPLDs contain inherent features that facilitate innovative application Additional design measures can be used to increase level of security OTF also useful in other applications – PicoBlaze – Design for Test automation – Any design where rapid reconfiguration is needed Questions?