Electrical Engineering Student Senior Capstone Project: A MOSIS FFT Processor Chip-Set Peter M. Osterberg & Aziz S. Inan Donald P. Shiley School of Engineering.

Slides:

Advertisements

Similar presentations

David Hansen and James Michelussi

Advertisements

Reliable Data Processor in VLSI

The Discrete Fourier Transform. The spectrum of a sampled function is given by where –  or 0 .

Design Automation Conference June, 2000 PC-Based VLSI Design Tools Cherrice Traver VLSI Design Using PC-Based Tools Cherrice Traver Union College Schenectady,

SENIOR PROJECT By: Ricardo V. Gonzalez Advisor: V. Prasad.

Lecture 1 Design Hierarchy Chapter 1. Digital System Design Flow 1.Register-Transfer Levl (RTL) – e.g. VHDL/Verilog 2.Gate Level Design 3.Circuit Level.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 5 - Hierarchical.

Combinational Circuits

1 4-bit ALU Cailan Shen Ting-Lu Yang Advisor: Dr. Parent May 11, 2005.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

1 DESIGN OF 4-BIT ALU Fairchild Semiconductor DM74LS181 Prashanth Kommuri Akram Khan Gopinath Akkinepally Advisor: Dr. David W. Parent 5 December 2005.

Experiment #2: Introduction to Logic Functions and their Gate-Level Hardware Implementations CPE 169 Digital Design Laboratory.

Chapter 01 An Overview of VLSI

S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.

San Jose State University Department of Electrical Engineering 4-BIT SERIAL TO PARALLEL CONVERTER EE 166, CMOS DIGITAL INTEGRATED CIRCUIT FINAL PROJECT.

1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.

1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.

ECE Lecture 1 1 ECE 3561 Advanced Digital Design Department of Electrical and Computer Engineering The Ohio State University.

1 Analog Leaf Cell (ALC) Group Advisor: Prof. David Parent Taslima Rahman Mariavanessa Pascua Siu Kuen Leung Kuang-Wai (Kenneth) Tseng Scott Echols 12/02/2005.

OPTICAL FLOW The optical flow is a measure of the change in an image from one frame to the next. It is displayed using a vector field where each vector.

Experiment #3A: Introduction to Function Reduction, Function Forms, and VHDL Implementation CPE 169 Digital Design Laboratory.

Design and Implementation of VLSI Systems (EN1600) lecture01 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.

CS-EE 481 1Founder’s Day University of Portland School of Engineering Project BoG Wireless Breath-Analyzer with Key- Lock Team Jessica Herman Patrick Hunt.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.

1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.

CS-EE 481 Spring Founder’s Day, 2007 University of Portland School of Engineering Digital Odometer Authors Josh Eby Kirk Chen Brandon Pearsall Advisor.

CS-EE 481 Spring University of Portland School of Engineering Project Golden Mantle CMOS 8-Bit Analog-to-Digital Converter Team T Travis Tompkins.

CS-EE 481 1Founder’s Day University of Portland School of Engineering Project Yew Inline Power Monitor with Cost Analysis Team Zubin Bagai Jon Worley Kevin.

CMP 4202: VLSI System Design Lecturer: Geofrey Bakkabulindi

EE/CS 480 Fall September, 2007 University of Portland School of Engineering Project Puffins Synchronous Chorded Keypad Input Chip Team RuthAnn Gobble.

Fast Memory Addressing Scheme for Radix-4 FFT Implementation Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Xin Xiao, Erdal Oruklu and.

EE/CS 481 Spring Founder’s Day, 2008 University of Portland School of Engineering Project Golden Eagle CMOS Fast Fourier Transform Processor Team.

Teaching VLSI Design Considering Future Industrial Requirements Matthias Hanke

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Chapter 6 Software for Electronics. Introduction This chapter covers the following topics: Software for electricity and electronics Multisim Circuit Wizard.

ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

ECE 2110: Introduction to Digital Systems Introduction (Contd.)

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

Background: VLSI Courses at Lafayette  ECE VLSI Circuit Design  Original form: “tall thin designer”  VLSI Processing  CMOS Transistor Characteristics.

CS-EE 481 Spring CMOS Optically Triggered Traffic Recorder Authors Annette Collins Tom Kinnear Jeff Scott Advisor Dr. Aziz Inan Dr. Peter Osterberg.

Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.

CS-EE 481 Spring Founders Day, 2005 University of Portland School of Engineering Project Bighorn : A CMOS Low Pass Switched-Capacitor Filter Authors.

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering A CMOS Phase Locked Loop Authors: Dan Booth Jared Hay Pat Keller.

Fall CS-EE 480 University of Portland School of Engineering Project Meadowlark CMOS Programmable Digital Low-Pass Filter Jennifer Galaway Jennifer.

CS-EE 481 Spring 2007 March University of Portland School of Engineering Project Beaver Marsh: Digital Odometer Team Kirk Chen Josh Eby Brandon Pearsall.

EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Combinational Circuits.

EE/CS 480 Spring February 2008 University of Portland School of Engineering Project Puffins Synchronous Chorded Keypad Input Chip Team RuthAnn Gobble.

An Improved “Soft” eFPGA Design and Implementation Strategy

ECE Lecture 1 1 ECE 561 Digital Circuit Design Department of Electrical and Computer Engineering The Ohio State University.

Professor A G Constantinides 1 Discrete Fourier Transforms Consider finite duration signal Its z-tranform is Evaluate at points on z-plane as We can evaluate.

1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.

CS-EE 481 Spring Founder’s Day, 2004 University of Portland School of Engineering Project Kokanee: TTL 7400 Series Logic Tester using CMOS VLSI Team.

CS-EE 481 Spring University of Portland School of Engineering Project Golden Mantle CMOS 8-Bit Analog-to-Digital Converter Team T Travis Tompkins.

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

CS-EE 481 Spring Founder’s Day, 2006 University of Portland School of Engineering CMOS Digital Lock Authors Julie Barton-Smith Cory Johnson Jessica.

EE/CS 480 Spring February, 2008 University of Portland School of Engineering Project Golden Eagle Fast Fourier Transform Processor Team Sandra Pellecer.

Digital Block Design & Layout Logic gate (3INPUT NAND GATE) 구자연.

ECE 2110: Introduction to Digital Systems Introduction (Contd.)

CS-EE 481 Spring March, 2005 University of Portland School of Engineering Project Bighorn CMOS Low Pass Switched Capacitor Filter Team Brien Bliatout.

Section II Digital Signal Processing ES & BM.

EEE2135 Digital Logic Design Chapter 1. Introduction

Project Owyhee Digital Lock

Schematics 201 Lecture Topic: Electrical Symbols

Project Bighorn: A CMOS Low Pass Switched-Capacitor Filter

Combinational Circuits

Combinational Circuits

Project Meadowlark CMOS Programmable Digital Low-Pass Filter

Presentation transcript:

Electrical Engineering Student Senior Capstone Project: A MOSIS FFT Processor Chip-Set Peter M. Osterberg & Aziz S. Inan Donald P. Shiley School of Engineering University of Portland ASEE 2011 (Vancouver, BC)

Outline Introduction The MOSIS Educational Program (MEP) FFT overview Project description Conclusion ASEE 2011 (Vancouver, BC)

Introduction Undergraduate EE student senior capstone design project “success story” from the University of Portland using the MOSIS Educational Program (MEP) EE students: Neil Tuttle, Ziyuan Zhang, Sandra Pellecer Designed, built, tested, and demonstrated a successful 10kHz 4-bit, 8-sample FFT system based on a MOSIS chip-set Highly effective pedagogical experience MEP plays crucial role in leveraging successful EE senior capstone design projects ASEE 2011 (Vancouver, BC)

The MOSIS Educational Program (MEP) MOSIS = MOS Implemetation Service Free integrated circuit mask-making, fabrication and packaging services to university engineering academic programs MEP is based at the University of Southern California Multi-Project Wafer (many student projects on same wafer) 0.5um N-Well CMOS process (ON Semiconductor, Dupont) Digital logic gate standard cell library: NAND, NOR, D-FF, MUX, etc Chip sizes: units of 1.5mm x 1.5mm 40 pin DIP package University of Portland has been participating annually since 1997 ASEE 2011 (Vancouver, BC)

Fast Fourier transform (FFT) Overview FFT utilizes efficient “divide-and-conquer butterfly” parallelized algorithm to compute the Discrete Fourier Transform (DFT) O[nlog(n)] vs O[n 2 ], where n=number of samples Used in digital signal processing applications to analyze, filter, and generate digital signals ASEE 2011 (Vancouver, BC)

Project Description: CAD Tools Used for Chip-Set Design Chip logic simulation: B 2 Logic (Beige Bag Software, Inc) Chip layout: L-Edit (Tanner EDA) FFT system simulation: Matlab (The Mathworks, Inc) ASEE 2011 (Vancouver, BC)

Project Description: High-level Dataflow Diagram Divide-and-conquer “butterfly” algorithm (n=8): 4x2 butterfly calculation, 2x4 butterfly calculation, 1x8 butterfly calculation ASEE 2011 (Vancouver, BC)

Project Description: High-Level FFT Chip-Set Block Diagram ASEE 2011 (Vancouver, BC)

Project Description: MOSIS Chip 1 Detailed Block Diagram ASEE 2011 (Vancouver, BC)

Project Description: MOSIS Chip 1 B 2 Logic Schematic ASEE 2011 (Vancouver, BC)

Project Description: MOSIS Chip 1 DIP package pin-out L-Edit layout 3mm x 3mm 2500 gates ASEE 2011 (Vancouver, BC)

Project Description: MOSIS Chip 2 Detailed Block Diagram

Project Description: MOSIS Chip 2 B 2 Logic Schematic ASEE 2011 (Vancouver, BC)

Project Description: MOSIS Chip 2 L-Edit chip layout 3mm x 3mm 2500 gates DIP package pin-out ASEE 2011 (Vancouver, BC)

Project Description: Chip-Set Simulation Timing Diagram ASEE 2011 (Vancouver, BC)

Project Description: FFT Test System Test system block diagram Test system circuit schematic ASEE 2011 (Vancouver, BC)

Project Description: Final FFT Project ASEE 2011 (Vancouver, BC)

Project Description: FFT System Input/Output Results (input sine wave frequency=3.6kHz) Matlab simulated I/O Actual I/O ASEE 2011 (Vancouver, BC)

Conclusions Undergraduate EE student senior capstone design project “success story” using the MOSIS Educational Program (MEP) Designed, built, tested, and demonstrated a successful 4-bit, 8- sample 10kHz FFT test system based on a MOSIS chip-set Achieved “first-silicon” success Largest MOSIS chip-set designed to date at University of Portland Effective and challenging pedagogical experience for EE senior students MEP plays crucial role in leveraging successful, sophisticated and satisfying EE senior capstone design projects ASEE 2011 (Vancouver, BC)

Any questions? ASEE 2011 (Vancouver, BC)