Using the Cypress PSoC Processor January 15, 2011 Lloyd Moore President/Owner, CyberData Corporation.

Slides:



Advertisements
Similar presentations
VHDL Design of Multifunctional RISC Processor on FPGA
Advertisements

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Lizard Labs Peripheral Reflex System
What is Arduino?  Arduino is a ATMEL 168 micro-controller kit designed specially for small projects  User friendly IDE(Integrated Development Environment)
Programmable Interval Timer
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Mohammed Yousef Abd El ghany, Faculty of Eng., Comm. Dep., 3rd year. Digital Signal Processor The Heart of Modern Real-Time Control Systems.
PSoC 3 / PSoC 5 101: Architecture Overview
Tours, 20 June 2002 Field Programmable Analog Arrays: The New Art of Analog Signal Processing CRESITT Industrie Seminar Andreas Kramer.
Design Review Team Digital Burnout Senior Design Fall 2011 Analog Gauge w/ Digital Display.
Counter Circuits and VHDL State Machines
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.
Design of a Control Workstation for Controller Algorithm Testing Aaron Mahaffey Dave Tastsides Dr. Dempsey.
Coordinate Based Tracking System
Programmable System on Chip Fully Configurable Mixed Signal Array Allows for Completely Customizable System Designs Capable of Internal MCU.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Educational Computer Architecture Experimentation Tool Dr. Abdelhafid Bouhraoua.
Digital I/O Connecting to the Outside World
ASPPRATECH.
Designing An Electronic Trigger Mechanism For A Paintball Marker To Allow User Selectable Firing Rates ECE 4884/4007 Fall 2007 Nathan Densmore Matthew.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
Getting Started With DSP A. What is DSP? B. Which TI DSP do I use? Highest performance C6000 Most power efficient C5000 Control optimized C2000 TMS320C6000™
Resources: Hardware and Software Senior Design – Spring 2012.
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
Resources: Hardware and Software Senior Design – Fall 2011.
AVR  Modern RISC architecture: Compact and FAST.  Tuned for high level languages.  Consistent architecture across entire line.  Small AVR are subsets.
Silicon Labs ToolStick Development Platform
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Using the PSoC USB March 17, 2012 Lloyd Moore, President/Owner.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
Typical Microcontroller Purposes
CPLD (Complex Programmable Logic Device)
Sales Training 3/15/2013 Owner : JOCA Cypress Confidential TI UCD90160 vs. Cypress PSoC 3 Power Supervision Applications More Rails on a One-chip Solution.
Developing software and hardware in parallel Vladimir Rubanov ISP RAS.
Chapter 2 Introducing the PIC Mid-Range Family and the 16F84A The aims of this chapter are to introduce: The PIC mid-range family, in overview The overall.
Atmel AVR Jared Bevis January 14, The Power of Your Chips The main power of your chips lies in the programming language/compiler available to you.
SUMMER TRAINING JULY 2012 EMBEDDED SYSTEM (Microcontroller) Submitted by:- CHANDRAMOHAN SINGH AMARJEET KUMAR ABHISHEK KUMAR Btech-ECE(5 th sem) CTIT.
THE EMBEDDED SYSTEMDESIGN PROCESS. W HAT IS A PS O C M IXED S IGNAL D EVICE ? P rogrammable S ystem o n C hip PSoC combines: the familiarity of a microcontroller.
Lecture 7: Overview Microprocessors / microcontrollers.
ECE445 – SPRING CSW Corey S Wilner – Cypress FAE January 26, 2016 UIUC ECE445 Project Ideas.
Teaching Digital Logic courses with Altera Technology
PSoC Overview. 2 Cypress Confidential An Example Design Scenario.
Submitted by:.  Project overview  Block diagram  Power supply  Microcontroller  MAX232 & DB9 Connector  Relay  Relay driver  Software requirements.
Components of a typical full-featured microcontroller.
BLDC Motor Speed Control with RPM Display. Introduction BLDC Motor Speed Control with RPM Display  The main objective of this.
CEng3361/18 CENG 336 INT. TO EMBEDDED SYSTEMS DEVELOPMENT Spring 2007 Recitation 01.
Lesson 1 PLC BASICS. PLC Definition  Programmable Logic Controllers are industrial computers that control machine and other applications.  PLC have.
ENERGY METER TO INDICATE BILLING IN RUPEES FOR LOAD WISE OR DAY WISE
Introduction to the FPGA and Labs
RASH DRIVING WARNING SYSTEM FOR HIGHWAY POLICE
Cypress Roadmap: Platform PSoC®
PROPELLER DISPLAY OF MESSAGE BY VIRTUAL LEDS
SUBMITTED BY EDGEFX TEAM
AUTO POWER SUPPLY CONTROL FROM 4 DIFFERENT SOURCES: SOLAR, MAINS, GENERATOR & INVERTOR TO ENSURE NO BREAK POWER.
Project Title EVM IN 8051 Under the Guidance of Submitted by.
Microcontroller Applications
Cypress Roadmap: CapSense® Controllers
PC Mouse operated Electrical Load Control Using VB Application
Embedded Systems Design
RAILWAY TRACK SNAP NOTIFICATION
Introduction to Microprocessors and Microcontrollers
ECE 354 Computer Systems Lab II
Introducing the PIC Mid-Range Family and the 16F84A
Cypress Roadmap: CapSense® Controllers
MSP432™ MCUs Training Part 6: Analog Peripherals
Presentation transcript:

Using the Cypress PSoC Processor January 15, 2011 Lloyd Moore President/Owner, CyberData Corporation

Overview Programmable Systems On Chip Programmable Systems On Chip Cypress Family Cypress Family PSoC 3/5 Architectural Overview PSoC 3/5 Architectural Overview Configurable Components Configurable Components Development Environment Development Environment Cool Peripherals For Robotics Cool Peripherals For Robotics Best Practices Best Practices Resources Resources

Programmable Systems on Chip Single chip contains: Single chip contains: Traditional processor Traditional processor Traditional peripherals Traditional peripherals CPLD/FPGA hardware CPLD/FPGA hardware Analog hardware Analog hardware Programmable analog hardware Programmable analog hardware Primary advantages are reduced part count, reduced cost, increased flexibility and increased reliability Primary advantages are reduced part count, reduced cost, increased flexibility and increased reliability Several now on the market Several now on the market Actel SmartFusion Actel SmartFusion Xilinx Xilinx Cypress PSoC Cypress PSoC

Cypress PSoC Family PSoC 1 PSoC 1 The original design The original design 8 bit M8C core, 4 MIPS 8 bit M8C core, 4 MIPS Available since 2001 Available since 2001 Power PSoC Power PSoC Simple devices, for LED lighting and motor control Simple devices, for LED lighting and motor control Have high current FETs on board (1A range) Have high current FETs on board (1A range) PSoC 3 PSoC 3 Redesign of development tool chain Redesign of development tool chain Redesign of analog blocks Redesign of analog blocks Enhanced 8051 core, 33 MIPS Enhanced 8051 core, 33 MIPS Production parts available December 2010 Production parts available December 2010 PSoC 5 PSoC 5 Same base architecture as PSoC additional SAR ADCs Same base architecture as PSoC additional SAR ADCs 32 bit ARM Cortex M3 core, 100 Dhrystone MIPS 32 bit ARM Cortex M3 core, 100 Dhrystone MIPS Sampling now, production parts Q Sampling now, production parts Q Will be talking only about the PSoC 3 & 5 today Will be talking only about the PSoC 3 & 5 today

Cypress PSoC Family Programmable in ‘C’ or assembly Programmable in ‘C’ or assembly ‘C’ is the default / recommended language ‘C’ is the default / recommended language Low cost of entry Low cost of entry $50 to $250 for development kits $50 to $250 for development kits Development tools are a free download Development tools are a free download PSoC Creator PSoC Creator PSoC Programmer PSoC Programmer C – Compiler (Keil for PSoC3, GCC for PSoC5) C – Compiler (Keil for PSoC3, GCC for PSoC5) Good balance of processor, analog blocks and digital blocks Good balance of processor, analog blocks and digital blocks Single chip solution for many designs Single chip solution for many designs Can start with the PSoC 3 and easily migrate to PSoC 5 when available / needed Can start with the PSoC 3 and easily migrate to PSoC 5 when available / needed Plan for this in your design to make it smooth Plan for this in your design to make it smooth Only a recompile needed in many cases Only a recompile needed in many cases CANNOT migrate to/from PSoC 1 CANNOT migrate to/from PSoC 1

PSoC 3 & 5 Architecture

Universal Digital Blocks Each block contains 2 PLD blocks Each block contains 2 PLD blocks The Datapath is a programmable ALU The Datapath is a programmable ALU 8 bit single cycle ALU with shift and mask operations 8 bit single cycle ALU with shift and mask operations 2 Accumulators 2 Accumulators 2 Data registers 2 Data registers 2 FIFO banks (4 bytes deep) 2 FIFO banks (4 bytes deep) PLD usage can be decoupled from Datapath PLD usage can be decoupled from Datapath Allows for more efficient resource mappings Allows for more efficient resource mappings Cross individual block boundaries Cross individual block boundaries PLD and Datapath blocks can be chained for bit operations PLD and Datapath blocks can be chained for bit operations

UDB Uses Counters Counters Timers Timers PWM PWM UART UART Combinational discrete logic Combinational discrete logic Pseudo random number generator Pseudo random number generator Quadrature Encoder Quadrature Encoder CRC CRC Many, many others Many, many others

SC/CT Blocks Basically an op-amp core with programmable resistors and capacitors attached Basically an op-amp core with programmable resistors and capacitors attached Used for building Used for building More op-amps!, Programmable gain amplifiers More op-amps!, Programmable gain amplifiers Transimpedance amps, Mixers Transimpedance amps, Mixers Sample and hold amplifiers Sample and hold amplifiers

Prebuilt Components Hardware components normally combined to make what you need for your application Hardware components normally combined to make what you need for your application Large library of prebuilt components available Large library of prebuilt components available Each component consists of Each component consists of Hardware specification (Graphical or VHDL) Hardware specification (Graphical or VHDL) Schematic symbol for graphical editor Schematic symbol for graphical editor ‘C’ API ‘C’ API Datasheet Datasheet Custom configuration dialog Custom configuration dialog Extensive abilities to also create your own components Extensive abilities to also create your own components VHDL or graphical design for hardware description VHDL or graphical design for hardware description PDF for the datasheet PDF for the datasheet.NET for configuration dialog.NET for configuration dialog Complete SDK in the tool chain for building these Complete SDK in the tool chain for building these

Development Environment PSoC Creator – Full IDE PSoC Creator – Full IDE Pretty similar to Visual Studio or Eclipse Pretty similar to Visual Studio or Eclipse Hardware aspects programmed with a schematic capture style tool Hardware aspects programmed with a schematic capture style tool Integrated programmer / debugger Integrated programmer / debugger

CapSense Module Very flexible architecture Very flexible architecture Individual buttons, matrix of buttons Individual buttons, matrix of buttons Linear sliders, radial sliders Linear sliders, radial sliders Full touch pads Full touch pads Proximity sensors Proximity sensors Works with most materials, not just fingers! Works with most materials, not just fingers! Manual and automatic tuning Manual and automatic tuning GUI tuning application to assist GUI tuning application to assist

LCD Module Modes: Modes: Character Character Graphic Graphic Segment Segment Character LCD VERY helpful for debugging even if not needed for application Character LCD VERY helpful for debugging even if not needed for application Very simple API, base data types supported Very simple API, base data types supported Can upgrade default LCD in dev kit Can upgrade default LCD in dev kit Lumex family of character displays, 4/8 bit parallel interface Lumex family of character displays, 4/8 bit parallel interface

Boost Converter Input from 0.5V to 5.5V Input from 0.5V to 5.5V Allows for input from a solar cell / energy harvesting Allows for input from a solar cell / energy harvesting Requires an external inductor, capacitor and optional diode Requires an external inductor, capacitor and optional diode Source up to 30mA with internal diode, 50mA with external diode Source up to 30mA with internal diode, 50mA with external diode Can also be used to form a regulated power supply not used by the processor Can also be used to form a regulated power supply not used by the processor

Best Practices Develop the hardware layer first Develop the hardware layer first Will automatically generate API for you Will automatically generate API for you Implement timing critical functions in hardware, complex functions in software Implement timing critical functions in hardware, complex functions in software Use provided APIs and macros Use provided APIs and macros Allows for component upgrades automatically Allows for component upgrades automatically Allows for conversion of projects between PSoC3 and PSoC5 with minimal changes Allows for conversion of projects between PSoC3 and PSoC5 with minimal changes Also different processors in the same family Also different processors in the same family

More Best Practices Reserve and use “debug pins” to access internal signals Reserve and use “debug pins” to access internal signals Keep digital and analog signals separate Keep digital and analog signals separate Analog domain clocks available Analog domain clocks available Processor die split, orient this with board layout Processor die split, orient this with board layout Use dedicated pins for internal op-amps Use dedicated pins for internal op-amps Reduced silicon switch resistance Reduced silicon switch resistance Buffer analog signals Buffer analog signals Most internal sources have very minimal drive capability Most internal sources have very minimal drive capability

And MORE Best Practices Watch for hardware race conditions Watch for hardware race conditions Use a higher frequency clock and “sequencer block” to control complex sequential logic Use a higher frequency clock and “sequencer block” to control complex sequential logic Many resets and presets require a clock cycle to take effect Many resets and presets require a clock cycle to take effect May look like it works, but happening “by chance” May look like it works, but happening “by chance” Read and know the items on the errata sheets! Read and know the items on the errata sheets! Development tools can also adjust for errata items Development tools can also adjust for errata items Reserve time for experimentation Reserve time for experimentation MANY ways to do things on this processor MANY ways to do things on this processor Power of the processor comes from flexibility Power of the processor comes from flexibility Distinction between hardware and software largely gone Distinction between hardware and software largely gone Combining hardware and software approach often the cleanest and simplest solution Combining hardware and software approach often the cleanest and simplest solution

Summary The PSoC processor integrates programmable analog and digital with a traditional processing core The PSoC processor integrates programmable analog and digital with a traditional processing core The PSoC can be a one chip solution for many robotics projects The PSoC can be a one chip solution for many robotics projects Develop the hardware configuration first and then develop the software, leaving time to experiment with different configurations Develop the hardware configuration first and then develop the software, leaving time to experiment with different configurations

Resources PSoC Product Web Site: PSoC Product Web Site: PSoC Developer Community: PSoC Developer Community: PSoC Training On Demand: PSoC Training On Demand: PSoC 5 FirstTouch Starter Kit: $50 PSoC 5 FirstTouch Starter Kit: $ PSoC Full Development Kit (1, 3, 5): $249 PSoC Full Development Kit (1, 3, 5): $ My Contact Info: My Contact Info:

Questions???? IDE demo if time IDE demo if time Will be around a bit after the meeting for individual questions Will be around a bit after the meeting for individual questions Feel free to me Feel free to me