TRAPPISTE Tracking Particles for Physics Instrumentation in SOI Technology Prof. Eduardo Cortina, Lawrence Soung Yee Institut de recherche en mathématique.

Slides:



Advertisements
Similar presentations
The ATLAS Pixel Detector
Advertisements

1 Research & Development on SOI Pixel Detector H. Niemiec, T. Klatka, M. Koziel, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor, M. Szelezniak AGH – University.
1 Full-size Monolithic Active Pixel Sensors in SOI Technology - design considerations, simulations and measurements results on behalf of: M. Jastrzab,
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR PXL Sensors Overview.
Analog electronics – general introduction
Studies and status of CMOS-based sensors research and development for ATLAS strip detector upgrade 1 Vitaliy Fadeyev, Zach Galloway, Herve Grabas, Alexander.
128 September, 2005 Silicon Sensor for the CMS Tracker The Silicon Sensors for the Inner Tracker of CMS CMS Tracker and it‘s Silicon Strip Sensors Radiation.
SOIPD Status e prospective for 2012 The SOImager2 is a monolithic pixel sensor produced by OKI in the 0.20 µm Fully Depleted- Silicon On Insulator (FD-SOI)
Snowmass 2005 SOI detector R&D Massimo Caccia, Antonio Bulgheroni Univ. dell’Insubria / INFN Milano (Italy) M. Jastrzab, M. Koziel, W. Kucewicz, H. Niemiec.
Mid-IR photon counting array using HgCdTe APDs and the Medipix2 ROIC
The metal-oxide field-effect transistor (MOSFET)
SOIPD 2009 SOIPD KEK-LBNL-Padova collaboration. SOIPD 2009 Silicon On Insulator (SOI) detectors SOI-2 (2008) 0.20um OKI FD-SOI technology 128  172 digital.
W.Kucewicz2004 Nuclear Science Symposium, Rome, October 16-22, Fully Depleted Monolithic Active Pixel Sensor in SOI Technology Presented by Wojciech.
1 Nick Sinev LCWS08, University of Illinois at Chicago November 18, 2008 Status of the Chronopixel project J. E. Brau, N. B. Sinev, D. M. Strom University.
1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.
Monolithic Pixels R&D at LBNL Devis Contarato Lawrence Berkeley National Laboratory International Linear Collider Workshop, LCWS 2007 DESY Hamburg, May.
Silicon Sensor with Readout ASICs for EXAFS Spectroscopy Gianluigi De Geronimo, Paul O’Connor Microelectronics Group, Instrumentation Division, Brookhaven.
TCAD Simulation for SOI Pixel Detector
ALBA Synchrotron – 17 June 2010 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona First Measurements on 3D Strips Detectors.
ECFA ILC Workshop, November 2005, ViennaLadislav Andricek, MPI für Physik, HLL DEPFET Project Status - in Summary Technology development thinning technology.
Medipix sensors included in MP wafers 2 To achieve good spatial resolution through efficient charge collection: Produced by Micron Semiconductor on n-in-p.
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
S. Mattiazzo 1,2, M. Battaglia 3,4, D. Bisello 1,2, D. Contarato 4, P. Denes 4, P. Giubilato 1,2,4, D. Pantano 1,2, N. Pozzobon 1,2, M. Tessaro 2, J. Wyss.
Monolithic Active Pixel Matrix with Binary Counters MAMBO III Monolithic Active Pixel Matrix with Binary Counters Farah Khalid Alpana Shenai Gregory Deptuch.
Erik HEIJNE CERN PH DepartmentRADWORKSHOP 29 November 2005 MEDIPIX2 for VERY LOW DOSE INITIAL LHC BENCHMARKING MEDIPIX2 for VERY LOW DOSE INITIAL LHC BENCHMARKING.
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
Foundry Characteristics
Field Effect Transistors
L.ROYER – TWEPP Oxford – Sept The chip Signal processing for High Granularity Calorimeter (Si-W ILC) L.Royer, J.Bonnard, S.Manen, X.Soumpholphakdy.
1 FNAL Pixel R&D Status R. Lipton Brief overview due to 3 failed MS Powerpoint versions –3D electronics New technologies for vertical integration of electronics.
Ivan Peric, CLIC Workshop HVCMOS for CLICPix V2.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
AMS HVCMOS status Raimon Casanova Mohr 14/05/2015.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
1 Device Simulations & Hardware Developments for CBM STS Sudeep Chatterji CBM Group GSI Helmholtz Centre for Heavy Ion Research CBM Collaboration Meeting,
A. Rivetti Villa Olmo, 7/10/2009 Lepix: monolithic detectors for particle tracking in standard very deep submicron CMOS technologies. A. RIVETTI I.N.F.N.
SIAM M. Despeisse / 29 th January Toward a Gigatracker Front-end - Performance of the NINO LCO and HCO Matthieu Despeisse F. Osmic, S. Tiuraniemi,
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
Radiation hardness of Monolithic Active Pixel Sensors (MAPS)
On a eRHIC silicon detector: studies/ideas BNL EIC Task Force Meeting May 16 th 2013 Benedetto Di Ruzza.
W. Kucewicz a, A. A.Bulgheroni b, M. Caccia b, P. Grabiec c, J. Marczewski c, H.Niemiec a a AGH-Univ. of Science and Technology, Al. Mickiewicza 30,
Development of radiation hard Sensors & Cables for the CBM Silicon Tracking System Sudeep Chatterji On behalf of CBM-STS Collaboration GSI Helmholtz Centre.
EEE 490 Fall 2000, Dr. Thornton Hybrid Molecular MOS Transistor EEE 490 Final Presentation.
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
Position Sensitive Detector Conference, September 2005, LiverpoolGerhard Lutz 1 (Semiconductor) Pixel Detectors for charged particles (and other applications)
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
TCAD Simulation for SOI Pixel Detectors October 31, 2006 Hirokazu Hayashi, Hirotaka Komatsubara (Oki Elec. Ind. Co.), Masashi Hazumi (KEK) for the SOIPIX.
Development of SOI pixel sensor 28 Sep., 2006 Hirokazu Ishino (Tokyo Institute of Technology) for SOIPIX group.
Pixel Meeting Nov 7, Status Update on Sensors and 3D Introduction Laser Annealed HPK sensors MIT-LL thinned sensors SOI devices –OKI –ASI 3D assembly.
Study of Geiger Avalanche Photo Diode applications to pixel tracking detectors Barcelona Main Goal The use of std CMOS tech. APD's in Geiger mode (that.
Performance test of the SOI pixel detector Hideki MIYAKE (Osaka University) for SOIPIX group Hideki MIYAKE (Osaka University) for SOIPIX group Oct.31,
Comparison of the AC and DC coupled pixels sensors read out with FE-I4 electronics Gianluigi Casse*, Marko Milovanovic, Paul Dervan, Ilya Tsurin 22/06/20161.
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
TCT measurements with strip detectors Igor Mandić 1, Vladimir Cindro 1, Andrej Gorišek 1, Gregor Kramberger 1, Marko Milovanović 1, Marko Mikuž 1,2, Marko.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
Performance of the PHENIX NCC Prototype Michael Merkin Skobeltyn Institute of Nuclear Physics Moscow State University.
Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg
MOSFET The MOSFET (Metal Oxide Semiconductor Field Effect Transistor) transistor is a semiconductor device which is widely used for switching and amplifying.
Charge sensitive amplifier
HV-MAPS Designs and Results I
Ivan Peric for ATLAS and CLIC HVCMOS R&D and Mu3e Collaborations
Yasuhiro Sugimoto KEK 17 R&D status of FPCCD VTX Yasuhiro Sugimoto KEK 17
OmegaPix 3D IC prototype for the ATLAS upgrade SLHC pixel project 3D Meeting 19th March, 2010 A. Lounis, C. de La Taille, N. Seguin-Moreau, G.
Signal processing for High Granularity Calorimeter
R&D of CMOS pixel Shandong University
The MPPC Study for the GLD Calorimeter Readout
Presentation transcript:

TRAPPISTE Tracking Particles for Physics Instrumentation in SOI Technology Prof. Eduardo Cortina, Lawrence Soung Yee Institut de recherche en mathématique et physique Center for Cosmology, Particle Physics and Phenomenology 10 November, 2011SCK-CEN Meeting1

Hybrid vs. Monolithic Detectors 10 November, 2011SCK-CEN Meeting2 -Integration problems -Production yield -Fragility -Sensor and electronics isolation -“Non standard” process

Monolithic Detector in SOI Technology Active layer: ~50nm Contains readout electronics Buried Oxide (BOX): ~200nm Insulates circuit from detector Handle wafer: ~300µm Contains the detector. The backside metal is biased to deplete the detector. p+n November, 2011SCK-CEN Meeting3

TRAPPISTE-1 2μm Fully Depleted SOI CMOS at WINFAB at UCL Shift register to control readout column by column. 3cm 8x8 matrix of 300μmx300μm pixel cells with 3 transistor readout. 10 November, 2011SCK-CEN Meeting4

TRAPPISTE-2 2.5mm Transistor test area 7 column source tied transistors. Transistor test area 7 column source tied transistors. CSA test area Amplifiers chain with standard and low voltage threshold transistor. CSA test area Amplifiers chain with standard and low voltage threshold transistor. 3T Matrix Standard 3-transistor readout chain Each pixel 150µm x 150µm 3T Matrix Standard 3-transistor readout chain Each pixel 150µm x 150µm CSA Matrix Charge sensitive amplifier readout chain Each pixel 150µm x 150µm CSA Matrix Charge sensitive amplifier readout chain Each pixel 150µm x 150µm 0.2µm fully depleted (FD-SOI) CMOS by OKI Semiconductor, Japan 10 November, 2011SCK-CEN Meeting5

Pixel Matrix A matrix of pixels with three transistor readout. - Readout controlled by a shift register to activate on column at a time - Different shaped implants to improve breakdown voltage 10 November, 2011SCK-CEN Meeting6

Readout Chain RfRf CfCf Charge Sensitive Amplifier Vth C dif R dif R int C int Shaping AmplifierDigitizer Detector 10 November, 2011SCK-CEN Meeting7

Amplifier Measurements Injected charge (1MIP) Output of shaper Output of CSA ParametersSpecification Power supply V DD +1.8 Detector Capacitance C d 0.25pF Detector Signal1 MIP ( e - ) Feedback resistance R F >100MΩ Feedback capacitance C F 37.57fF TRAPPISTE-2 Data 10 November, 2011SCK-CEN Meeting8

CSA DC Sweep DC Sweep Characterizations - Simulations match measurements - Shift of transfer curve with bias ring voltage 10 November, 2011SCK-CEN Meeting9

Test System FPGA board to program test routines. Main board: - Voltage and current sources - DACs to set appropriate biases - ADC to read output voltages Daughter board to accommodate test devices and package types. 10 November, 2011SCK-CEN Meeting10

Schedule 10 November, 2011SCK-CEN Meeting11 Start of TRAPPISTE project2008 TRAPPISTE TRAPPISTE TRAPPISTE-3 Laser and beam tests L. Soung Yee PhD 2012 TRAPPISTE-4 P. Alvarez PhD (UAB) 2013 TRAPPISTE-5 (engineering model)2015 Manpower required: 1 Post-doc + 1 PhD

Backup Slides 10 November, 2011SCK-CEN Meeting12

Measurement of Transistor Characteristics Influence of back bias on transfer curves and transistor parameters. 10 November, 2011SCK-CEN Meeting13

Discriminator Measurements Discriminator measurements - Output for various threshold voltages - Influence of bias on detector ring 10 November, 2011SCK-CEN Meeting14