Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Part A - Final presentation Students: Royzman Danny.

Slides:



Advertisements
Similar presentations
Programmable FIR Filter Design
Advertisements

Advanced Programming 15 Feb The “OI” Programming Process Reading the problem statement Thinking Coding + Compiling Testing + Debugging Finalizing.
Internal Logic Analyzer Final presentation-part B
Kazi Spring 2008CSCI 6601 CSCI-660 Introduction to VLSI Design Khurram Kazi.
Mahapatra-Texas A&M-Fall'001 cosynthesis Introduction to cosynthesis Rabi Mahapatra CPSC498.
System for Engine Location Of a Web Train Paul Wimmer and Adam Weintrop Dr. Irwin and Dr. Schertz 12/5/05 Project Proposal -CTCDS.
VHDL Coding Exercise 4: FIR Filter. Where to start? AlgorithmArchitecture RTL- Block diagram VHDL-Code Designspace Exploration Feedback Optimization.
State Machines Used to Design Sequential Circuits.
Final Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Farhan Mohamed Ali (W2-1) Jigar Vora (W2-2) Sonali Kapoor (W2-3) Avni Jhunjhunwala (W2-4) Shiven Seth (W2-5) Presentation 1 MAD MAC st February,
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Digital signature using MD5 algorithm Hardware Acceleration
6 Steps of the Programming Process
INS/GPS Integration Based Navigation using Particle Filter GPS Control System MidTerm presentation Performed by: Yuval Yosef Adi Weissman Supervised by:
CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza [Adapted.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
Department of Computer Systems Engineering, N-W.F.P. University of Engineering & Technology. DSP Presentation Computing Multiplication & division using.
Institute of Information Sciences and Technology Towards a Visual Notation for Pipelining in a Visual Programming Language for Programming FPGAs Chris.
ECE 456 Computer Architecture
Implementation of MAC Assisted CORDIC engine on FPGA EE382N-4 Abhik Bhattacharya Mrinal Deo Raghunandan K R Samir Dutt.
HW/SW PARTITIONING OF FLOATING POINT SOFTWARE APPLICATIONS TO FIXED - POINTED COPROCESSOR CIRCUITS - Nalini Kumar Gaurav Chitroda Komal Kasat.
Project Life Cycles.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Final Presentation – Part B Dual-semester project
Company LOGO Mid semester presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Final Presentation Annual project (Part A) Winter semesterתשע"ב (2011/12) Students: Dan Hofshi, Shai Shachrur Supervisor: Mony Orbach INS/GPS navigation.
Area: VLSI Signal Processing.
Computer Architecture And Organization UNIT-II General System Architecture.
By: Daniel BarskyNatalie Pistunovich Supervisors: Rolf HilgendorfInna Rivkin 10/06/2010.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Floating-Point Divide and Square Root for Efficient FPGA Implementation of Image and Signal Processing Algorithms Xiaojun Wang, Miriam Leeser
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
ECE-C662 Lecture 2 Prawat Nagvajara
CORDIC Algorithm COordinate Rotation DIgital Computer Method for Elementary Function Evaluation (e.g., sin(z), cos(z), tan -1 (y)) Originally Used for.
Implementing algorithms for advanced communication systems -- My bag of tricks Sridhar Rajagopal Electrical and Computer Engineering This work is supported.
Final Presentation Annual project (Part A) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony Orbach.
Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Midterm presentation Students: Royzman Danny Peleg Nati.
Copyright © 2004, Dillon Engineering Inc. All Rights Reserved. An Efficient Architecture for Ultra Long FFTs in FPGAs and ASICs  Architecture optimized.
Lecture 5B Block Diagrams HASH Example.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.
IT3002 Computer Architecture
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Supervisor: Moni Orbach Students: Or Rotem Malachi Levi.
Company LOGO Project Characterization Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
CORDIC Algorithm COordinate Rotation DIgital Computer
Performed by: Alexander Pavlov David Domb Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
1 - CPRE 583 (Reconfigurable Computing): High-level Acceleration Approaches Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture 23:
Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Part B - Final presentation Students: Royzman Danny.
Performed by:Liran Sperling Gal Braun Instructor: Evgeny Fiksman המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
GPS-INS RESAMPLING VERIFICATION Final Presentation Annual project (Part B) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony.
FPGA BASED REAL TIME VIDEO PROCESSING Characterization presentation Presented by: Roman Kofman Sergey Kleyman Supervisor: Mike Sumszyk.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Characterization presentation High Speed Digital Systems.
Hybrid Cryptography using symmetric key Encryption Sean Laurel Rex Bashyam, Karthik Shankar, Sai Theja kadiyala and Abdelshakour Abuzneid Department of.
CORDIC Based 64-Point Radix-2 FFT Processor
SLC/VER1.0/OS CONCEPTS/OCT'99
Flip Flops Lecture 10 CAP
Hardware Verification
CHU HAI COLLEGE OF HIGHER EDUCATION DEPARTMENT OF COMPUTER SCIENCE Preparation of Mid-Term Progress Report Bachelor of Science in Computer Science.
SLP1 design Christos Gentsos 9/4/2014.
Design for Embedded Image Processing on FPGAs
RTL Design Methodology
Introduction to cosynthesis Rabi Mahapatra CSCE617
Integer Square Root Lecture L8.0.
ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch
Instructor: Dr. Phillip Jones
RTL Design Methodology
RTL Design Methodology Transition from Pseudocode & Interface
RTL Design Methodology
Presentation transcript:

Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Part A - Final presentation Students: Royzman Danny Peleg Nati Supervisor: Fiksman Evgeni

Math functions ▫Overview ▫Trigonometric ▫Exp{-x} ▫SQRT ▫Implementation ▫Performance Infrastructure – Phase1 ▫Main difficulties ▫Block diagram ▫Controllers diagram Gantt Chart Agenda

Math functions - Overview sine & Cosine exp sqrt Particle propagation Revaluation GPS update + Neff Dk computation Reweight

Math functions - guidelines The following guidelines were defined for function implementation: I/O format : signed fixed point. Maximum flexibility. Low FPGA resource usage. Reasonable accuracy.

Math functions – Overview Initial proposal Initially proposed implementation based on CORDIC algorithm Iterative algorithm. I/O format : variable width signed fixed point. Low HW requirements. Easily adjustable and easily implementable. Allows a generic unified core, for all the functions needed. Rough accuracy estimation is one bit for each iteration.

Math functions – Overview CORDIC R&D FunctionIssues Trigonometric Pre and post processing units needed to cover ±Π Exponential Very large convergence zone needed, impractical for CORDIC use Square rootVery large IO format needed, impractical for CORDIC use See project book for more details

Math functions – Overview Algorithm adjustments FunctionAlgorithm Trigonometric CORDIC algorithm Exponential“Invariants” method Square root“A non-restoring square root “ algorithm

Math functions – Implementation Trigonometric functions Variable-width variable-pipeline CORDIC algorithm. ▫ Sine, Cosine functions implemented in single unit. ▫ Pre & Post processing units added for broader input coverage. ▫ Pipe core contains datapath and control stages. ▫ Pipe core combined from variable (2,4..16) amount of single stages, separated by a register. ▫ Default values: (HW cost/accuracy trade off).  Stages total amount : 32 units.  Input/output width :32 bit.  IO format input, output

Math functions – Implementation Trigonometric functions Pre-Processing unit Pipe Core Post-Processing unit Default values LUT Input Sine Cosine

Math functions – Implementation Trigonometric functions Single pipe stage

Math functions – Implementation Trigonometric functions Pre processing unit

Math functions – Implementation Trigonometric functions Post processing unit

Math functions – Implementation Exponential function “Invariants” method will be used ▫ 17 single stages. ▫ Executing a 4-stages pipe flow. ▫ 5 unique “integer” stages. ▫ 6 unique “fractal” stages, repeated twice for better coverage. ▫ Pipe core contains datapath and control stages. ▫ IO format input, output.

Math functions – Implementation Exponential function Single stage

Math functions – Implementation Square root function “A non-restoring square root” algorithm will be used ▫ Fully combinatorial implementation ▫ 48 unique iterations, can be pipelined. ▫ IO format input, output.

Math functions – Implementation Square root function Schematic

Math functions – Performance PerformanceResource usage Pipe size Clock(MHz) Mean accuracy(%) Comb.ALUDedicated logic registers Trig block 2÷ ÷ ÷ ÷1381 Exp block SQRT block

Infrastructure Infrastructure mile stone - GPS Phase I is done Infrastructure – Phase1 ▫Main difficulties ▫Block diagram ▫Controllers diagram

Infrastructure Main difficulties Integration problems between frames. Hardware adjustments for debug. Long compilation time.

Infrastructure Phase1 - block diagram Taken from Gadi&Eran’s D1418_BOOK

Infrastructure Phase1 - connectivity

Infrastructure Phase1 - controllers diagram Main controller1 F.S.M

Infrastructure Phase1 - controllers diagram Local controller2 F.S.M

Infrastructure Phase1 - controllers diagram Main controller3 F.S.M

Infrastructure Phase1 - controllers diagram Main controller4 F.S.M

Infrastructure Phase1 - From Debug

Infrastructure Phase1 - From Debug +100 cycles

Infrastructure Gantt Chart ינוארדצמברנובמבר Phase4 Phase3 Phase2

Q&A

Backup

אלגוריתם CORDIC סיבוב וקטור – התמרה כללית :

אלגוריתם CORDIC

הצובר הזוויתי:

אלגוריתם CORDIC שני מצבי עבודה : Rotation by Volder.1– מצב סיבוב 2.Vectoring – מצב וקטורי

אלגוריתם CORDIC בסה"כ עבור מצב סיבוב :

אלגוריתם CORDIC

Regular single stagesAdditional single stages Proposed HW implementation Hyperbolic functions Pre Process Unit Mathematical actions required, compared to regular single stage X. Hu, R. Huber, S. Bass, “Expanding the Range of Convergence of the CORDIC Algorithm”, IEEE Transactions on Computers. Vol. 40, Nº 1, pp , Jan Daniel R. Llamocca-Obregón,Carla P. Agurto-Ríos; A FIXED-POINT IMPLEMENTATION OF THE EXPANDED HYPERBOLIC CORDIC ALGORITHM Back

Proposed HW implementation Hyperbolic functions Pre Process Unit C simulation results, acquired by running D0228 (Neta & Moti) project code. Maximum Exponential input : Minimum Exponential input : Average Exponential input : Convergence zone expansion: Total values checked : > (One million) Back Values coveredNegative stages 1%0(default) 63%5 87%10