Self-heating investigation of bulk and SOI transistors

Slides:



Advertisements
Similar presentations
Compact IGBT Modelling for System Simulation Philip Mawby Angus Bryant.
Advertisements

Paths of the Heat Flow from Semiconductor Devices to the Surrounding Krzysztof Górecki, Janusz Zarębski Department of Marine Electronics Gdynia Maritime.
Modelling power LEDs in SPICE with selfheating taken into account Krzysztof Górecki Department of Marine Electronics Gdynia Maritime University, POLAND.
Nonlinear Compact Thermal Model of SiC Power Semiconductor Devices Krzysztof Górecki, Janusz Zarębski, Damian Bisewski and Jacek Dąbrowski Department of.
The nonlinear compact thermal model of power MOS transistors
A New DC Measuring Method of the Thermal Resistance of Power MOS Transistors Krzysztof Górecki and Janusz Zarębski Department of Marine Electronics Gdynia.
SPICE-modelling and the analysis of the self-excited push-pull dc-dc converter with selfheating taken into account Krzysztof Górecki and Janusz Zarębski.
Insulated Gate Bipolar Transistors (IGBTs)
06/16/2004 Arasch Lagies Jörg Berkner Ramana M. Malladi Kim M. Newton, Scott M. Parker Page 1 N e v e r s t o p t h i n k i n g. Secure Mobile Solutions.
III-V HBT modeling, scaling and parameter extraction using TRADICA and HICUM Yves Zimmermann, Peter Zampardi, Michael Schroeter.
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
COMPACT MODEL FOR LONG-CHANNEL SYMMETRIC DOPED DG COMPACT MODEL FOR LONG-CHANNEL SYMMETRIC DOPED DG Antonio Cerdeira 1, Oana Moldovan 2, Benjamín Iñiguez.
Bertrand Ardouin Thomas Zimmer XMOD Technologies: Hicum toolkit & extraction services HICUM Workshop, September 2002, Monterey.
1 Thermal Via Placement in 3D ICs Brent Goplen, Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota.
Chapter 5 Bipolar Junction Transistors
The method of a fast electrothermal transient analysis of a buck converter Krzysztof Górecki and Janusz Zarębski Department of Marine Electronics Gdynia.
7.2 The Basic Gain Cell 7.3 The Cascode Amplifier
Analytical and compact models of the ONO capacitance in embedded non-volatile flash devices Davide Garetto* †, Erwan Dornel*, Denis Rideau §, William F.
MOS-AK meeting, Leuven, September 2004 University of Wales Power Device Compact Modelling Phil Mawby University of Wales Swansea.
ISDRS 2003 Xiaohu Zhang, N.Goldsman, J.B.Bernstein, J.M.McGarrity and S. Powell Dept. of Electrical and Computer Engineering University of Maryland, College.
Analytical 2D Modeling of Sub-100 nm MOSFETs Using Conformal Mapping Techniques Benjamin Iñiguez Universitat Rovira i Virgili (URV), Tarragona, E-43001,
Outline Noise Margins Transient Analysis Delay Estimation
Temperature-Aware Design Presented by Mehul Shah 4/29/04.
EE 447 VLSI Design 4: DC and Transient Response1 VLSI Design DC & Transient Response.
THEORETICAL LIMITS FOR SIGNAL REFLECTIONS DUE TO INDUCTANCE FOR ON-CHIP INTERCONNECTIONS F. Huret, E. Paleczny, P. Kennis F. Huret, E. Paleczny, P. Kennis.
POWER TRANSISTOR – MOSFET Parameter 2N6757 2N6792 VDS(max) (V)
ECE/ChE 4752: Microelectronics Processing Laboratory
CHE/ME 109 Heat Transfer in Electronics LECTURE 5 – GENERAL HEAT CONDUCTION EQUATION.
1 Neural plug-in motor coil thermal modeling Mo-Yuen Chow; Tipsuwan Y Industrial Electronics Society, IECON 26th Annual Conference of the IEEE, Volume:
MOS Inverter: Static Characteristics
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase,
EE 434 Lecture 22 Bipolar Device Models. Quiz 14 The collector current of a BJT was measured to be 20mA and the base current measured to be 0.1mA. What.
1 Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
S. FREGONESE 19 juin 2004 HICUM WORKSHOP /25 Scalable bipolar transistor modelling with HICUM L0 S. Frégonèse, D. Berger *, T. Zimmer, C. Maneux,
An evaluation of HotSpot-3.0 block-based temperature model
CHAPTER 5 MESB 374 System Modeling and Analysis Thermal Systems
The Influence of the Selected Factors on Transient Thermal Impedance of Semiconductor Devices Krzysztof Górecki, Janusz Zarębski Gdynia Maritime University.
Bertrand Ardouin Thomas Zimmer Michael Schröter XMOD Technologies: Hicum toolkit & extraction services HICUM Workshop, June 6 - 7, Dresden.
Modeling of Materials Processes using Dimensional Analysis and Asymptotic Considerations Patricio Mendez, Tom Eagar Welding and Joining Group Massachusetts.
One-dimensional modeling of TE devices using SPICE International Summerschool on Advanced Materials and Thermoelectricity 1 One-dimensional modeling of.
THE ELECTROTHERMAL ANALYSIS OF A SWITCHED MODE VOLTAGE REGULATOR Krzysztof Górecki and Janusz Zarębski Department of Marine Electronics Gdynia Maritime.
One-Dimensional Steady-State Conduction
Introduction to CMOS VLSI Design MOS devices: static and dynamic behavior.
Experimental study of gas-liquid mass transfer coupled with chemical reactions by digital holographic interferometry C. Wylock, S. Dehaeck, T. Cartage,
Minimization in variation of output characteristics of a SOI MOS due to Self Heating Sahil M. BansalD.Nagchaudhuri B.E. Final Year, Professor, Electronics.
Convection in Flat Plate Boundary Layers P M V Subbarao Associate Professor Mechanical Engineering Department IIT Delhi A Universal Similarity Law ……
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Bipolar IC technology:
NUMERICAL SOLUTION FOR THE RADIATIVE HEAT DISTRIBUTION IN A CYLINDRICAL ENCLOSURE Cosmin Dan, Gilbert De Mey, Erik Dick University of Ghent, Belgium.
EMT 112 / 4 ANALOGUE ELECTRONICS Self-Reading Power Transistor – BJT & MOSFET.
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Bipolar IC technology:
ECE 333 Linear Electronics
POWER TRANSISTOR – MOSFET Parameter 2N6757 2N6792 VDS(max) (V)
Cryogenic Safety- HSE seminar CERN,
One-Dimensional Steady-State Conduction
Condition Monitoring for Power Electronics Reliability (COMPERE)
Chapter 3 Fabrication, Layout, and Simulation.
Bipolar Junction Transistor Circuit Analysis
Lecture 10 Bipolar Junction Transistor (BJT)
Review for Final Exam MOSFET and BJT Basis of amplifiers
7.1 Fundamentals of BJT Operation (Qualitative Analysis)
Power Magnetic Devices: A Multi-Objective Design Approach
Recall Last Lecture Voltage Transfer Characteristic
Lesson 12 CONDUCTION HEAT TRANSFER
Integrated tool set for electro-thermal evaluation of ICs
Recall Last Lecture Voltage Transfer Characteristic
Bipolar Junction Transistor Circuit Analysis
Thermal Modeling for Modern VLSI Circuits
Quench calculations of the CBM magnet
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Presentation transcript:

Self-heating investigation of bulk and SOI transistors Pierre-Yvan Sulima, Hélène Beckrich, Jean Luc Battaglia, Thomas Zimmer University of Bordeaux 1, France ST Microelectronics April 8, 2005 MOS-AK, Strasbourg

Preface This presentation deals Heat transfer is material dependant with bipolar transistors with heat transfer but: Heat transfer is material dependant MOS & BJT => Si Results are valid for MOS, too ? So, this presentation may interest you April 8, 2005 MOS-AK, Strasbourg

Outline Introduction: self-heating Measurement set-up Self-heating modelling Equivalent networks Predictive model Results, conclusion and perspectives April 8, 2005 MOS-AK, Strasbourg

Introduction: macroscopic Self-heating: Heating of the device due to its power dissipation Bipolar transistor: P = IC VCE + IB VBE DT = P ZTH April 8, 2005 MOS-AK, Strasbourg

Introduction: impact Electrical Power -> T changes Temperature variation Mobility variation E-gap variation IC, IB variation Electrical power variation Feedback: convergence problems for electrical and physical simulators Limit of operation in high power region April 8, 2005 MOS-AK, Strasbourg

Measurement set-up: step 1 -> VCE(t): Bipolar transistor -> VBE(t): April 8, 2005 MOS-AK, Strasbourg

Calibration: Measure VBE(T), step 2 IB = const VCE = VCElow Variation of T 27°C -> 50°C Measure of VBE April 8, 2005 MOS-AK, Strasbourg

Dynamic behaviour: Trise(time) From VBE(t) And VBE(T) -> Trise (t) New method which permits to take into account the temperature rise @ VCE=VCEmin => Mixdes05 April 8, 2005 MOS-AK, Strasbourg

Electrical modelling of Trise(t) State of the art (VBIC, MEXTRAM, HICUM) Results April 8, 2005 MOS-AK, Strasbourg

New thermal self-heating model The differential equation describing heat transfer is: : thermal conductivity, [W/m°C] c: specific heat, [J/kg°C] : material density, [kg/m3] T: temperature, [°C] /c: thermal diffusivity, [m2/s] April 8, 2005 MOS-AK, Strasbourg

Geometric presentation Transistor, HBT Schematic system representation with Cartesian co-ordinates Schematic system representation with cylindrical co-ordinates: bidimensional axisymmetric geometry April 8, 2005 MOS-AK, Strasbourg

Boundary & initial conditions Initial condition: t=0, April 8, 2005 MOS-AK, Strasbourg

Analytical problem resolution Calculation of the thermal impedance Trise(t) = Pdiss(t) ZTH(t) Transform into the Laplace domain and solution of differential equation: April 8, 2005 MOS-AK, Strasbourg

Comparison Standard New model Thermal impedance: Step response: April 8, 2005 MOS-AK, Strasbourg

Results (1) Comparison between the standard (double exponential) and new model a 1E2B2C 0.5x10 µm device April 8, 2005 MOS-AK, Strasbourg

Results (2) Measurement for different Ib currents @ different power dissipation a 1E1B1C 0.8x6.4 µm device April 8, 2005 MOS-AK, Strasbourg

Equivalent networks Electrical-thermal networks for SPICE simulation Represent the thermal impedance as accurate as possible Have as few parameters as possible The parameters have a physical meaning April 8, 2005 MOS-AK, Strasbourg

Equivalent network - recursive parallel Recursive parallel network April 8, 2005 MOS-AK, Strasbourg

Results: recursive parallel Recursive parallel network N=10 RTH, R, C, k 4 parameters have to be determined Independent of cell number -10dB/dec - 45° April 8, 2005 MOS-AK, Strasbourg

Time domain Step response of the parallel recursive circuit April 8, 2005 MOS-AK, Strasbourg

Predictive Modelling Calculate the thermal impedance as a function of the layout data Numerical approach Geometrical approach April 8, 2005 MOS-AK, Strasbourg

Numerical approach x λe2 Ф(t) (ρC)e2 λe0 (ρC)e0 e2 (ρC)e1 λe1 z (ρC)e1 λe1 x HBT cross section: 3 layers: back end (Isolation and metallization) Active layer (intrinsic transistor + deep trench isolation) Substrate Resolving the Heat transfer equation with the specific initial and corner conditions April 8, 2005 MOS-AK, Strasbourg

Results (RTH = f(emitter area)) Physical approach Numerical calculation takes some minutes Actually: some problems with CTH scaling April 8, 2005 MOS-AK, Strasbourg

Geometrical approach April 8, 2005 MOS-AK, Strasbourg

RTH calculation April 8, 2005 MOS-AK, Strasbourg

Results: output characteristics April 8, 2005 MOS-AK, Strasbourg

HBT on SOI Schematic Cross section TEM Cross section view April 8, 2005 MOS-AK, Strasbourg

Results - Layout investigation: Type Active surface [µm2] # E (emitter) Active E-surface [µm2] RTH [K/W] Q1 0.882 12 0.15*0.49 3100 Q2 0.8775 5 0.15*1.17 5400 Comparison to bulk Si: HBT SOI = 2 * HBT bulk (! Very rough estimation !) April 8, 2005 MOS-AK, Strasbourg

Discussion Limit of the standard model Development of a new accurate model Resolution of heat transfer differential equation Physical model Representation with equivalent networks The parallel recursive network is very accurate 4 parameters needed Use in compact circuit modelling April 8, 2005 MOS-AK, Strasbourg

Under work: predictive model Numerical approach Geometrical approach Both approaches give good results Calculation time Usability Methods applied to HBT on SOI April 8, 2005 MOS-AK, Strasbourg

Perspectives Thermal coupling between transistors Power device modelling Layout optimisation Investigation of the thermal behaviour of MOS transistors ? (cooperation) Tools Methods Equations Extraction methods April 8, 2005 MOS-AK, Strasbourg

Thanks for your attention The paper is open for discussion. April 8, 2005 MOS-AK, Strasbourg