Page 1EE 461 – Digital System Design Spring 2010 EELE 461/561 – Digital System Design Eye Diagrams in ADS.

Slides:



Advertisements
Similar presentations
1 1 Mechanical Design and Production Dept, Faculty of Engineering, Zagazig University, Egypt. Mechanical Design and Production Dept, Faculty of Engineering,
Advertisements

LabVIEW is a graphical programming development environment for data acquisition and control, data analysis, and data presentation. With LabVIEW you can.
Lecture #24 Page 1 EE 367 – Logic Design Lecture #24 Agenda 1.State Machines Review Announcements 1.n/a.
Simulation executable (simv)
Analysis of Clocked Sequential Circuits
LNA Simulation Tutorial
PSPICE Tutorial Spring 2015
Advanced LABVIEW EE 2303.
Introduction to Hspice & mWaves
Monte Carlo Simulations
In PSpice. DC Sweep in PSpice A simulation that results in a plot of specified voltages and/or currents in the circuit as a function of a particular variable.
Page 1EE 461 – Digital System Design Spring 2010 EELE 461/561 – Digital System Design ADS MoMentum.
EE 2303 Week 2 EE 2303 Week 2. Overview Kirchoff’s Current Law (KCL) Kirchoff’s Voltage Law (KVL) Introduction to P-spice.
1 Interconnect and Packaging Lecture 7: Distortionless Communication Chung-Kuan Cheng UC San Diego.
Lab 5 Shift Registers and Counters Presented By Neha Kumar but while we wait for that to happen…
PSPICE Graphical Tutorial Based on the PSPICE in BR 123.
Team LIT Scott Butler Kristin Haeusler Michael Hatt Brock Smith.
Laboratory 5: Introduction to LabVIEW. Overview Objectives Background Materials Procedure Report / Presentation Closing.
Logic and Computer Design Fundamentals Registers and Counters
Simulation of Created Design Documentation on the simulation process of a basic injector-separation channel model design.
Shift Registers and Counters By Lakshmi Things that appear hard are normally trivial, If you do the obvious in the obvious way. After all, how “tough”
BIST AND DATA COMPRESSION 1 JTAG COURSE spring 2006 Andrei Otcheretianski.
EG1003: Introduction to Engineering and Design Introduction to LabVIEW.
REGISTER A Register is a group of binary storage cells suitable for holding binary information. A group of flip-flops constitutes a register, since each.
1 QED In Vivo USB Input Output Box configuration This tutorial contains a number of instructions embedded in a great deal of explanation. Procedures that.
Week 9: Series RC Circuit Experiment 14. Circuit to be constructed Shunt resistor It is good practice to short the unused pin on the trimpot when using.
1 EENG 2710 Project Synchronous Counters. 2 Counters Counter: A Sequential Circuit that counts pulses. Used for Event Counting, Frequency Division, Timing,
ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.
Counters Clocked sequential circuit whose state diagram contains a single cycle. Modulus – number of states in the cycle. Counters with non-power of 2.
1 © Unitec New Zealand Embedded Hardware ETEC 6416 Date: - 10 Aug,2011.
V1: HMFR, V2: MFNB, 2007 LabView Seminar University of Puerto Rico Mayagüez Campus.
Virtual Instrumentation With LabVIEW. Front Panel Controls = Inputs Indicators = Outputs LabVIEW Programs Are Called Virtual Instruments (VIs) Block Diagram.
Physics 145 Introduction to Experimental Physics I Instructor: Karine Chesnel Office: N319 ESC Tel: Office hours: on appointment.
Elevator Controller We’re hired to design a digital elevator controller for a four-floor building st try: Design a counter that counts up.
ECE-L304 Lecture 5. 2 Step 3 Lab Complete 8-pin header Data Bus Test Port Resistor Array LED Array Timing & Filter Components Self-Clocked ADC DAC External.
Circuit, State Diagram, State Table
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
LabVIEW in 3 Hours. What is Test & Measurement? Keypad Functionality Keypad Functionality LCD Testing LCD Testing Sound Quality Sound Quality Acoustic.
ENGR 104: Data Acquisition Lecturers: Dr. Binh Tran Dr. Otto Wilson Jr. © The Catholic University of America Dept of Biomedical Engineering.
EE 211 Lecture 4 T. H. Ortmeyer Spring This week’s labs Grounding Lab Labview Tutorial.
BYU ECEn 320 Lab 4 UART Transmitter. BYU ECEn 320 UART Transmimtter Specification VGA Serial A1 Expansion Connector PS2 A2 Expansion Connector B1 Expansion.
Lab 1 : Introduction to LabView 1 Southern Methodist University Bryan Rodriguez.
Tutorial for XFDTD Written by Cynthia Furse University of Utah.
IEEE 802.3bp 1000BASE-T1 PHY D1.1 Proposed changes to Figure 98-7.
Digital Logic Design.
—————————— CACI Products Company - ——————————————————— COMNET III —————————————— 1-1 Day 1 - COMNET Program Operation, Network Topology.
EEL-3705 TPS QUIZZES Chapters 6,7,8. Quiz 1 Quiz Design a FSM which implements the state equations given below.
Tutorial 5: Simulating a Design. Introduction This tutorial covers how to perform a functional simulation as well as a timing simulation with the Xilinx.
Modeling of Power Converters using Matlab and Simulink
Phasors and Kirchhoff’s Current Law
Microwave Office 2005 Training Linear Simulation – Low Noise Amplifier
ENG2410 Digital Design LAB #7 LAB #7 Sequential Logic Design “Sequence Recognizer” Using both Schematic Capture and VHDL.
DIGITAL COMPONENTS. MULTIPLEXERS A multiplexer is a combinational circuit that receives binary information from one of 2 n input data lines and directs.
CHOOSE 1 OF THESE.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
Introduction to LabVIEW
1 Lecture #14 EGR 277 – Digital Logic Self-starting counters Counters are considered to be self-starting if all unused counts eventually lead to the correct.
RTL Hardware Design by P. Chu Chapter 9 – ECE420 (CSUN) Mirzaei 1 Sequential Circuit Design: Practice Shahnam Mirzaei, PhD Spring 2016 California State.
It’s always important that all of your nodes be numbered. So the way to do that is to go to Options at the top of the screen then select Preferences. When.
Introduction to LabVIEW. Overview Objectives Background Materials Procedure Report/Presentation Closing.
STEP-1 START PROTEUS Click on START button and you will get “ Proteus 7 professional “  Install Lab Center Proteus in the PC.  After Successful installation.
EG1003: Introduction to Engineering and Design Introduction to LabVIEW.
VAB™ for INFINITY Tutorial
Introduction Molecules: made up of atoms of individual elements.
EEL 3705 / 3705L Digital Logic Design
Systems Thinking: Systems modeling feedback quick start
Simulink Basics Reijo Vuohelainen
Systems Thinking: Systems modeling quick start
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Presentation transcript:

Page 1EE 461 – Digital System Design Spring 2010 EELE 461/561 – Digital System Design Eye Diagrams in ADS

Page 2EE 461 – Digital System Design Spring 2010 Eye Diagrams Objectives 1) Create a Pseudo Random Bit Sequence Generator Subcircuit 2) Learn how to use the Eye Diagram Front Panel in ADS 3) Enter interconnect discontinuities to observe eye degradation Helpful Hints 1) We want to have a smooth, adjustable risetime coming out of our PRBS generator. If you copy your Gaussian step Subcircuit, you can simply replace the ideal voltage Step Source with a Bit Sequence Source

Page 3EE 461 – Digital System Design Spring 2010 Eye Diagrams Part 1: PRBS Source Subcircuit - Create a Subcircuit that outputs a PRBS data pattern. - We want a smooth, adjustable output risetime so copy your Gaussian Step Subcircuit as a starting point. - Replace the Voltage Step Source component with the Bit Sequence source - enter a bit sequence that energizes a system with a variety of data transitions. One way to do this is to take the values from an n-bit binary counter and serialize them into a sequence ex) …… create a parameter that is passed into your Subcircuit that defines the data rate of the pattern.

Page 4EE 461 – Digital System Design Spring 2010 Eye Diagrams Part 1: Testing - Test your PRBS source by creating the following system. - Setup your source as follows:Swing: 0v to 2v t rise :35ps Rate:1G - You'll need to run your simulation long enough to see all of the data patterns. You can use an equation for your "Stop Time" (i.e., 64*UI or 64/PRBS_Rate)

Page 5EE 461 – Digital System Design Spring 2010 Eye Diagrams Part 1: Testing - When you run your simulation, you'll see a data pattern like this:

Page 6EE 461 – Digital System Design Spring 2010 Eye Diagrams Part 2: Eye Diagrams using Front Panel in ADS - In the Data Display Window (i.e., the plot window), launch the Front Panel Eye Viewer using: Tools - Front Panel - Eye - You'll be asked to select a signal. Choose your Lab 5 design and the signal name you gave for the node at the end of the transmission line (i.e., Videal_Rx) - Once the plot comes up, select: Mode = Eye - Click on the "Mask Button" to show a potential data valid region. This mask can be reshaped to represent your receiver's input specifications.

Page 7EE 461 – Digital System Design Spring 2010 Eye Diagrams Part 3: Eye Degradation - Now enter a circuit that has components in it that represent discontinuities caused by real interconnect.

Page 8EE 461 – Digital System Design Spring 2010 Eye Diagrams Part 3: Eye Degradation - Plot the eye diagram for your new circuit and observe the eye closure due to the interconnect. Before After