Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.

Slides:



Advertisements
Similar presentations
Page 1 Group/Presentation Title Agilent Restricted 8 January 2014 Remove this slide before customer presentation This is the slide set that should be used.
Advertisements

Analog-to-Digital Converter (ADC) And
Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.
Chapter 2Test Specification Process. n Device Specification Sheet – Purpose n Design Specification – Determine functionality of design n Test List Generation.
1 Variable Frequency AC Source Students: Kevin Lemke Matthew Pasternak Advisor: Steven D. Gutschlag 1.
Seismic Octave Programming for Analog/Digital Converters Michael W. Siekman Electrical and Computer Engineering Senior Capstone Design Project 2007 Advisor:
Data Acquisition Risanuri Hidayat.
SYED SYAHRIL TRADITIONAL MUSICAL INSTRUMENT SIMULATOR FOR GUITAR1.
OIF SFI-5 40G Transponder Big Bear Networks OFC 2003.
Peak Distortion ISI Analysis
1 Cross ID Tag identification emulator Part A final presentation Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion –
Performed by: Asaf Gal Elad Ilan Instructor: Alex Zviagintsev המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Coincidence Detector on SOPC Coincidence Detector on SOPC Spring Semester 2006 Midterm Presentation Presenting: Roee Bar & Gabi Klein Instructor:Ina Rivkin.
Connectivity Lab University of California, Berkeley Location and Timing with C/A code in GPS Wanbin Tang Jan 24, 2007.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
STARLight PDR 3 Oct ‘01H.1 Miller STARLight Sensor Signal Processing Ryan Miller STARLight Electrical Engineer (734)
Jitter Experiment Midterm presentation Performed by Greenberg Oleg Hahamovich Evgeny Spring 2008 Supervised by Mony Orbah.
SNIFFER Board for PCI-Express channel SNIFFER Board for PCI-Express channel Final Presentation Presenting: Roy Messinger Presenting: Roy Messinger.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
EE 198 B Senior Design Project. Spectrum Analyzer.
64-QAM Communications System Design and Characterization Project #1 EE283
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
Digital to Analogue Conversion Natural signals tend to be analogue Need to convert to digital.
Self-Calibrating Audio Signal Equalization Greg Burns Wade Lindsey Kevin McLanahan Jack Samet.
What is a scope? Essential tool for automotive diagnostic and fault finding. Ideal for viewing and testing most automotive sensors and circuits. Captures.
High Speed Memory Debug Techniques presented by: Jennie Grosslight Project Development Manager Memory Solutions FuturePlus ® Systems Corporation.
2.5Gbps jitter generator Part 1 final presentation.
Matlab -based Scope Automation and data analysis SW 29/05/2012 Presents by- Abed Mahmoud & Hasan Natoor Supervisor– Avi Biran.
IIT Bombay AIM , IIT Bombay, 27 June ’03 1 Online Monitoring of Dissipation Factor Dayashankar Dubey (MTech) Suhas P. Solanki,
Electrical and Computer Engineering Team14: BMW Brainwave Manipulated Wagon Comprehensive Design Review.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
MAY T10/08-248r0 Considerations for Testing Jitter Tolerance Using the “Inverse JTF” Mask Guillaume Fortin PMC-Sierra.
EE/CS 481 Spring Founder’s Day, 2008 University of Portland School of Engineering Project Golden Eagle CMOS Fast Fourier Transform Processor Team.
Testing OIF Optical and Electrical Implementation Agreements Gary Goncher Tektronix, Inc.
Jitter Experiment Final presentation Performed by Greenberg Oleg Hahamovich Evgeny Spring 2008 Supervised by Mony Orbah.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
- 1 - YLD 10/2/99ESINSA Tools YLD 10/2/99ESINSA Filters Performances A filter should maintain the signal integrity. A signal does not exist alone.
Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.
Testing of A/D Converters István Kollár Budapest University of Technology and Economics Dept. of Measurement and Information Systems Budapest, Hungary.
An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)
SPECTRUM ANALYZER 9 kHz GHz
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Presented by: Sergey Volkovich Vladimir Dibnis Spring 2011 Supervisor: Mony Orbach.
Engineering H192 - Computer Programming Gateway Engineering Education Coalition Lab 1P. 1Winter Quarter Data Acquisition System Fundamentals Lab 1.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahmovich Yaakov Aharon.
Final Presentation Winter 2010 Performed by: Tomer Michaeli Liav Cohen Supervisor: Shlomo Beer Gingold In collaboration with: characterization.
Technion – Israel Institute of Technology Department of Electrical Engineering Spring 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.
1 Digital processing applications for DE2 card High Speed Digital Systems Lab Winter 2008/09  Instructor: Mony Orbach  Students : Avner Reisz, Natty.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
RT 2009, 15 th May 2009 Pulse Pile-up Recovery Using Model-Based Signal Processing. Paul. A.B. Scoullar, Southern Innovation, Australia. Prof. Rob J. Evans.
Digital Coding of Analog Signal Prepared By: Amit Degada Teaching Assistant Electronics Engineering Department, Sardar Vallabhbhai National Institute of.
Performed by: Tomer Michaeli Liav Cohen Instructor: Shlomo Beer Gingold Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital.
Overview Modern chip designs have multiple IP components with different process, voltage, temperature sensitivities Optimizing mix to different customer.
OptiSystem applications: Matched filter analysis
Sassan Tabatabaei, Freddy Ben-Zeev and Michael Lee
Sassan Tabatabaei, Freddy Ben-Zeev and Michael Lee
ECE 546 Lecture - 23 Jitter Basics
Digital Acquisition of Analog Signals – A Practical Guide
TWSTFT using DPN signals
Data Acquisition (DAQ)
M. Kezunovic (P.I.) S. S. Luo D. Ristanovic Texas A&M University
Dayashankar Dubey (MTech)
Embedded Sound Processing : Implementing the Echo Effect
Presentation transcript:

Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon JTool Jitter Analysis Tool Final Presentation

Agenda Motivation for Jitter Analysis Project Objectives System Overview JTool Block Diagram Blocks – Detailed  Zero Crossing and TIE Trend  Eye Diagram  TIE Filter  Histogram  Bathtub Curve & Linear Extrapolation  TIE FFT & Jitter separation 2 Jitter Calculation Calculation Example Results Comparison (JTool vs. Agilent’s EZJit+)  Modulated signal  Real Clock  Real Data Optional Next Steps Summary

Motivation for Jitter Analysis Increasing need for statistic signal analysis as a result of high speed data rates Saving test time by determining Jitter distribution for the long term from extrapolating short time measurements Helps minimize Jitter by finding Jitter components and sources Measuring and determining sampling margins Jitter analysis allows work with a unify system standards

Project Objectives Understanding Jitter analysis methodology and background Design and implement software for calculating Jitter parameters based on Agilent’s scope measurements Analyze Jitter for user created, pre-known pattern Analyze Jitter for high-speed printed circuit board Compare the method to other popular jitter measurement tools 4

System Overview Waveform Generator High-speed printed circuit board Agilent’s scope PC (JTool) 5 LinkLink to Equipment Parameters

Block Diagram Data Input *.csv format Zero Crossing TIE Jitter Trend Histogram Eye Diagram Bathtub Curve Jitter Extrapolation PDF CDF Jitter FFT PJ RMS DJ p-p Numerical Output Graphical Output Internal Function Initial Parameters TIE Filter Jitter Separation Conf. Level Shortening RJ RMS

JTool User interface Graphical User Interface implemented using “GUIDE” tool in MATLAB 7 JTool

JTool User interface 8 Initial Parameters entered by user Input sanity check included

Zero Crossing + TIE Trend TIE trend is created using zero crossing calculation and measuring the delta from the ideal clock 9

Eye Diagram The eye is constructed using the “eyediagram” function in Matlab 10 Eye diagram example with 11 eyes

TIE Filter Band Pass Filter from 10KHz to 245KHz (Flexible) Higher than 10KHz to eliminate wander phenomenawander Lower than 245KHz to eliminate spikes caused by sample accuracy and due to scope Bandwidth limitations 11 [KHz]

Histogram Histogram of the TIE Jitter is created 12

Bathtub Curve and Extrapolation Using the histogram we create PDF, CDF and a bathtub curve Some CDF samples are removed due to confident level Linear extrapolation is made 13 Removed

TIE FFT and Jitter Separation Jitter separation made at a freq. domain Using a threshold set by the code we separate RJ and PJ values 14 [Hz]

Jitter Calculation = 1UI – System 15

Calculation Example Sampled Waveform Extracted TIE Jitter 16 MHzMega Hz GSa/sGiga Samples per Second MptsMega Points

JTool Results 17 Back

Ezjit+ Results 18

Correlation on Modulated Waves JTool vs. Ezjit+ result comparison for modulated waves All results are at the same scale range Good TJ and PJ correlation to actual Jitter input and to Ezjit+ Both algorithms give mostly constant RJ as expected Partial correlation in DJ analysis, caused by TJ and RJ inaccuracies (DJ is extracted from TJ and RJ) 19 Ezjit+JTool 78.5nsec1.2nsec28nsec86nsec~05.6nsec0.6nsec25nsec Low Jitter 156nsec1.2nsec56nsec164nsec180nsec7.4nsec65nsec225nsecMedium Jitter 475nsec1.2nsec168nsec483nsecundef7.5nsec198nsecmore then UIHigh Jitter

Correlation on High Speed Boards Clock Pattern 1.35GHz clock pattern, Vp-p = 560mV, Vcm = 0V, Signal generated using Intel’s chip and board Signal captured using DSO91304A Agilent Scope (different model) Fsample = 40Gsa/s, 2Mpts samples taken 20 TIE P-P = 27 ps TIE P-P = 40 ps

Correlation on High Speed Boards Data Pattern 1.25GHz (2.5Gbits) data pattern, Vp-p = 1.2V, Vcm = 0V Signal generated using Intel’s chip and board Signal captured using DSO91304A Agilent Scope (different model) Fsample = 40Gsa/s, 2Mpts samples taken 21 TIE P-P = 163 ps TIE P-P = 170 ps

Optional Next Steps 1. Implement clock recovery algorithm based on the time samples Eliminate artificial spikes on the TIE trend – Improve results accuracy, especially p-p results Removes the need the LPF (no discontinuity of the TIE), perhaps still be needed for resolution granularity fix Remove need of user given freq. Or 1. Update the software to analyze the data based on a single voltage vector Save test time, mainly during the data acquisition part 2. Calculate TIE using created clock vector and not using modulo operator Remove spikes generated by wander Increase test time and code complexity Limits the algorithm to only clock testing (no data) 3. Set clear limit for BER cutting based on exact confidence level calculation (ref.11 and 12) Add confidence in measurement accuracy Increase algorithm efficiency by resolving unnecessary bits removal Increase the flexibility of the algorithm for different input types 4. Find accurate FFT separation threshold or improve separation algorithm Increase RJ – DJ separation accuracy Add "Pink Noise" awareness 5. Configuration of data analysis capability (partially implemented) Data patterns coverage 22

Summary JTool offers good measurement flexibility. Can serve as a foundation for future measurement development JTool is (mostly) an independent Jitter analysis tool Next steps should be implemented to increase algorithm’s robustness and quality

24 Questions

Backup 25

Equipment Overview 26 Waveform Generator High-spee d printed circuit board Tabor Arbitrary Waveform Generator WW2571A Maximum frequency 100 MHz (Practical ~50MHz) Ability to create inner modulation High-speed printed circuit board With noticeable jitter

Equipment Overview 27 Agilent’s scope PC Agilent DSO80204B scope Bandwidth6 GHz Sample rate40 GSa/s Trigger jitter < 1 ps (RMS) EZJIT+Jitter & Timing Analysis Package PC which includes the JTool SW Back