Control pins and Writing Microcode. Simple architecture Recall our architecture from the previous week It was a simple bus architecture “Control” was.

Slides:



Advertisements
Similar presentations
The CPU The Central Presentation Unit What is the CPU?
Advertisements

Computer Architecture and the Fetch-Execute Cycle
Parul Polytechnic Institute
Control path Recall that the control path is the physical entity in a processor which: fetches instructions, fetches operands, decodes instructions, schedules.
Chapter 7 Henry Hexmoor Registers and RTL
Infix, Postfix and Stacks
Chapter 2 Microprocessor Architecture
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
Processor System Architecture
MICRO PROCESSER The micro processer is a multipurpose programmable, clock driven, register based, electronic integrated device that has computing and decision.
DH2T 34 Computer Architecture 1 LO2 Lesson Two CPU and Buses.
CHAPTER 4 COMPUTER SYSTEM – Von Neumann Model
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
The processor and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
The central processing unit and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
0 What is a computer?  Simply put, a computer is a sophisticated electronic calculating machine that:  Accepts input information,  Processes the information.
The Computer Processor
Computer Organization and Architecture
Chapter 4 Register Transfer and Microoperations
Lecture 13 - Introduction to the Central Processing Unit (CPU)
CPU Fetch/Execute Cycle
The Microcomputer System In this presentation you will: Investigate the microprocessor Title Page.
A-Level Computing#BristolMet Session Objectives#5 MUST identify different buses and registers used in a CPU SHOULD describe the use of buses to send information.
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
SAP1 (Simple-As-Possible) Computer
Lecture 8 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
D75P 34R HNC Computer Architecture 1 Week 9 The Processor, Busses and Peripherals © C Nyssen/Aberdeen College 2003 All images © C Nyssen /Aberdeen College.
CSIT 301 (Blum)1 Instructions at the Lowest Level Some of this material can be found in Chapter 3 of Computer Architecture (Carter)
Chapter 14 Introduction to Microprocessors. 2 Microcomputer A self-contained computer system that consists of CPU (central processing unit), memory (RAM.
Microcode Source: Digital Computer Electronics (Malvino and Brown)
Multiple-bus organization
Lecture #30 Page 1 ECE 4110– Sequential Logic Design Lecture #30 Agenda 1.von Neumann Stored Program Computer Architecture Announcements 1.N/A.
Advanced Computer Architecture 0 Lecture # 1 Introduction by Husnain Sherazi.
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
Computer Organization - 1. INPUT PROCESS OUTPUT List different input devices Compare the use of voice recognition as opposed to the entry of data via.
D75P 34 – HNC Computer Architecture Week 1 Main Components Of A Processor © C Nyssen/Aberdeen College 2003 All images © C Nyssen /Aberdeen College unless.
PHY 201 (Blum)1 Microcode Source: Digital Computer Electronics (Malvino and Brown)
1/8/ Data Path Design & Control Copyright Joanne DeGroat, ECE, OSU1 Processor Data Paths - ALU and Registers Incorporating the ALU into a.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Electronic Analog Computer Dr. Amin Danial Asham by.
1 Outline Bus Transfer Memory Transfer Microoperations.
Programmable Logic Controllers LO1: Understand the design and operational characteristics of a PLC system.
Microarchitecture. Outline Architecture vs. Microarchitecture Components MIPS Datapath 1.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Concepts of Engineering and Technology Copyright © Texas Education Agency, All rights reserved.
GROUP 2 CHAPTER 16 CONTROL UNIT Group Members ๏ Evelio L. Hernandez ๏ Ashwin Soerdien ๏ Andrew Keiper ๏ Hermes Andino.
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
CBP 2002ITY 270 Computer Architecture1 Module Structure Whirlwind Review – Fetch-Execute Simulation Instruction Set Architectures RISC vs x86 How to build.
CSIT 301 (Blum)1 Instructions at the Lowest Level Some of this material can be found in Chapter 3 of Computer Architecture (Carter)
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
INTRODUCTION TO MICROPROCESSOR. Do you know computer organization? Arithmetic Logic Unit Memory Output Input Control Unit.
8085 INTERNAL ARCHITECTURE.  Upon completing this topic, you should be able to: State all the register available in the 8085 microprocessor and explain.
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Gandhinagar Institute of Technology
CPU Lesson 2.
Control Unit Operation
Everybody.
SAP1 (Simple-As-Possible) Computer
The 8085 Microprocessor Architecture
Basic Units of Computer Architecture
Edexcel GCSE Computer Science Topic 15 - The Processor (CPU)
The 8085 Microprocessor Architecture
Lecture on Microcomputer
Instructions at the Lowest Level
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
The 8085 Microprocessor Architecture
Instructions at the Lowest Level
Presentation transcript:

Control pins and Writing Microcode

Simple architecture Recall our architecture from the previous week It was a simple bus architecture “Control” was a ROM-based unit connected to the control pins of the other parts; the micro-code was stored there

Input port 1Accumulator ALU Flags Input port 2 Prog. counter Mem.Add.Reg. Memory MDR Instr. Reg. Control C B TMP Output port 3 Output port 4 Display Keyboard encoder Bus

Data Movement Many of the micro-code steps involve moving data and addresses to various locations (registers, memory locations, etc.) The information is often, but not always, sent over the bus So information must be put on and taken from the bus

Load and Enable With memory, one talks about reading and writing With registers and the bus, one talks about enabling and loading Enabling: placing a value from a register on the bus Loading: placing a value from the bus into a register

Register Control pins A register that takes values off of the bus (e.g. the Memory Address Register, MAR) will need a “load” control pin It does not always take the value on the bus, instead it takes the current value on the bus when the load pin is “activated” “Active high”means the action is performed when the pin is high “Active low” means the action is performed when the pin is low

The clock pin The clock is another control pin (sometimes called a timing pin) which determines when a register takes the value on the bus The load input determines if the register takes the value The clock input determines when the register takes the value

The clock A binary clock: Each cycle (01) should take the same amount of time (the time for a cycle: the period) The number of cycles in a second is called the frequency “on the edge:” many registers load on the clock’s edge Positive edge: as 0 goes to 1 Negative edge: as 1 goes to 0

Enable The reverse of a load is an enable, this is when a device places a value on the bus A register that places values on the bus (e.g. the buffer associated with an input port) must have an “enable” control pin Again enabling may be active high or active low

“Only one bus driver” Only one item can place its value on the bus (“drive the bus”) at a time. WHY? Suppose two items drive the bus and that they have different values Then there would be a direct connection (the bus is essentially just wire) between a high voltage and a low voltage Since wire offers little resistance, there would be a very large current – a.k.a. a short Large currents destroy digital circuits

Three-State logic If a device is not driving the bus, it must be effectively disconnected from the bus Otherwise the short problem Thus we need three-state logic High Low Disconnected

Tri-State buffer “Disconnecting” all devices except the “bus driver” from the bus is done with tri-state buffers These are not shown in our diagram and are distinct from chips Thus we won’t find the kind of “enable” control pins discussed here on chips

Other control pins Items involved in data manipulation (as opposed to simply data movement) will require additional control pins For example, the program counter needs to be incremented Thus additional control pins are required These pins are sometimes also referred to as “enable” pins, as they enable a particular action

ALU control The primary data manipulator is the ALU We have seen control pins in a simple ALU They select between logic and arithmetic functions (M) They select among the various functions of that type (S0, S1, S2, S3)

Micro-code is Micro-code is 1’s and 0’s stored in ROM The ROM output is connected to control pins For example, one micro-code instruction is to take the value from the program counter to the memory address register So send active signals to “enable the PC” and “load the MAR”