Communication issues for NOC By Farhadur Arifin. Objective: Future system of NOC will have strong requirment on reusability and communication performance.

Slides:



Advertisements
Similar presentations
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
Advertisements

Interconnection Networks: Flow Control and Microarchitecture.
Prof. Natalie Enright Jerger
1 Message passing architectures and routing CEG 4131 Computer Architecture III Miodrag Bolic Material for these slides is taken from the book: W. Dally,
What is Flow Control ? Flow Control determines how a network resources, such as channel bandwidth, buffer capacity and control state are allocated to packet.
NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter Final presentation part A Winter 2006.
What's inside a router? We have yet to consider the switching function of a router - the actual transfer of datagrams from a router's incoming links to.
Packet-Switched vs. Time-Multiplexed FPGA Overlay Networks Kapre et. al RC Reading Group – 3/29/2006 Presenter: Ilya Tabakh.
Network based System on Chip Final Presentation Part B Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
10 - Network Layer. Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving.
Network based System on Chip Part A Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
MINIMISING DYNAMIC POWER CONSUMPTION IN ON-CHIP NETWORKS Robert Mullins Computer Architecture Group Computer Laboratory University of Cambridge, UK.
NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter PART A Midterm presentation Winter 2006.
Network-on-Chip Links and Implementation Issues System-on-Chip Group, CSE-IMM, DTU.
Issues in System-Level Direct Networks Jason D. Bakos.
The importance of switching in communication The cost of switching is high Definition: Transfer input sample points to the correct output ports at the.
Low-Latency Virtual-Channel Routers for On-Chip Networks Robert Mullins, Andrew West, Simon Moore Presented by Sailesh Kumar.
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
Switching Techniques Student: Blidaru Catalina Elena.
Interconnection Networks. Applications of Interconnection Nets Interconnection networks are used everywhere! ◦ Supercomputers – connecting the processors.
1 The Turn Model for Adaptive Routing. 2 Summary Introduction to Direct Networks. Deadlocks in Wormhole Routing. System Model. Partially Adaptive Routing.
On-FPGA Communication Architectures
Communication Synthesis: Buses and Network-on-Chip (NOC) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.
On-Chip Networks and Testing
Introduction to Interconnection Networks. Introduction to Interconnection network Digital systems(DS) are pervasive in modern society. Digital computers.
CSCI-235 Micro-Computer in Science The Network. © Prentice-Hall, Inc Communications  Communication is the process of sending and receiving messages 
Networks-on-Chips (NoCs) Basics
Déjà Vu Switching for Multiplane NoCs NOCS’12 University of Pittsburgh Ahmed Abousamra Rami MelhemAlex Jones.
SMART: A Single- Cycle Reconfigurable NoC for SoC Applications -Jyoti Wadhwani Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramaniam,
1 Lecture 7: Interconnection Network Part I: Basic Definitions Part II: Message Passing Multicomputers.
The Alpha Network Architecture By Shubhendu S. Mukherjee, Peter Bannon Steven Lang, Aaron Spink, and David Webb Compaq Computer Corporation Presented.
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
High-Level Interconnect Architectures for FPGAs An investigation into network-based interconnect systems for existing and future FPGA architectures Nick.
Dynamic Interconnect Lecture 5. COEN Multistage Network--Omega Network Motivation: simulate crossbar network but with fewer links Components: –N.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
Author : Jing Lin, Xiaola Lin, Liang Tang Publish Journal of parallel and Distributed Computing MAKING-A-STOP: A NEW BUFFERLESS ROUTING ALGORITHM FOR ON-CHIP.
High-Level Interconnect Architectures for FPGAs Nick Barrow-Williams.
Sami Al-wakeel 1 Data Transmission and Computer Networks The Switching Networks.
Switching breaks up large collision domains into smaller ones Collision domain is a network segment with two or more devices sharing the same Introduction.
1 Message passing architectures and routing CEG 4131 Computer Architecture III Miodrag Bolic Material for these slides is taken from the book: W. Dally,
Network-on-Chip Introduction Axel Jantsch / Ingo Sander
Department of Computer Science and Engineering The Pennsylvania State University Akbar Sharifi, Emre Kultursay, Mahmut Kandemir and Chita R. Das Addressing.
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
© Sudhakar Yalamanchili, Georgia Institute of Technology (except as indicated) Switch Microarchitecture Basics.
BZUPAGES.COM Presentation On SWITCHING TECHNIQUE Presented To; Sir Taimoor Presented By; Beenish Jahangir 07_04 Uzma Noreen 07_08 Tayyaba Jahangir 07_33.
Performance Analysis of a JPEG Encoder Mapped To a Virtual MPSoC-NoC Architecture Using TLM 林孟諭 Dept. of Electrical Engineering National Cheng Kung.
The Alpha Network Architecture Mukherjee, Bannon, Lang, Spink, and Webb Summary Slides by Fred Bower ECE 259, Spring 2004.
Forwarding.
Modeling and Simulating Time- Sensitive Networking Harri Laine.
Soc 5.1 Chapter 5 Interconnect Computer System Design System-on-Chip by M. Flynn & W. Luk Pub. Wiley 2011 (copyright 2011)
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
1 A quick tutorial on IP Router design Optics and Routing Seminar October 10 th, 2000 Nick McKeown
Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies Alvin R. Lebeck CPS 220.
1 Lecture 24: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix F)
Network Layer4-1 Chapter 4 Network Layer All material copyright J.F Kurose and K.W. Ross, All Rights Reserved Computer Networking: A Top Down.
Network On Chip Cache Coherency Final presentation – Part A Students: Zemer Tzach Kalifon Ethan Kalifon Ethan Instructor: Walter Isaschar Instructor: Walter.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Power-aware NOC Reuse on the Testing of Core-based Systems* CSCE 932 Class Presentation by Xinwang Zhang April 26, 2007 * Erika Cota, et al., International.
1 Lecture 22: Interconnection Networks Topics: Routing, deadlock, flow control, virtual channels.
Network-on-Chip Paradigm Erman Doğan. OUTLINE SoC Communication Basics  Bus Architecture  Pros, Cons and Alternatives NoC  Why NoC?  Components 
Physical constraints (1/2)
Azeddien M. Sllame, Amani Hasan Abdelkader
Network-on-Chip & NoCSim
Israel Cidon, Ran Ginosar and Avinoam Kolodny
Arbitration Team Pablo Molinero, Isaac Keslassy, Rui Zhang, Gireesh Shrimali, Weihong Pang, Wensheng Hua.
Low-Latency Virtual-Channel Routers for On-Chip Networks Robert Mullins, Andrew West, Simon Moore Presented by Sailesh Kumar.
Embedded Computer Architecture 5SAI0 Interconnection Networks
Applied Information Technology 2016 Rhys greaney
Multiprocessors and Multi-computers
Presentation transcript:

Communication issues for NOC By Farhadur Arifin

Objective: Future system of NOC will have strong requirment on reusability and communication performance Aims to define the switching point when NOCs will become the preferred communication architecture compare to central bus communication architecture. The area, frequency and latency of a k-ary 2-cube NOC are compared with the same features of a central bus communication architecture.

Bus Model and Noc Model: Bus Model: Separate 32-bit wide address and data buses Multi-master capability Centralized arbitration and decoding performed by a bus unit controller (BCU) NOC Model: Message-passing communication model and wormhole packet switching Cores exchange data by sending and receiving request and response packets Links are bi-directional and each link is composed by two 38-bit wide channels. Router has five ports. Each port has two channels, one for packets incoming into the router and other for packet outgoing.

Noc Model: (Continue....) In wormhole switched network, each packet is split in a set of units named flits. Flits, smallest units for performing the flow control Buffering is implementing by means of input queues

Operating Frequency: Operating frequency of the shared bus and NOC are determined by the propagation delay in their interconnection wires, which defines the clock cycle. The propagation delay of the bus: T bus =N c * C l *K tec + l w,bus *C m *K tec The propagation delay of Noc: T noc =1* C l *K tec + l w,noc *C m *K tec C l =parasitic capacitance for each core attached to bus C m = parasitic capacitance for wire length.

Estimation of system size effect on the interconnect operating frequency:

Latency: Latency for bus model: T msg,bus = T bus + T bus *m where m is message of size m in the shared bus. Latency for wormhole switching networks the latency to transfer an L-bit message between a sender and receiver distant from D inter-router links with W-bit wide data channel is, T msg,wormhole = D.(ts+tr+tw)+max(ts,tw).(l/w) tr= time spent to router to make a routing decision ts=intrarouter or switching delay tw= interrouter delay l/w= packet pay laod l= l bit message between a sender and a receiver distan D= inter-router links W= bit wide data channels

Conclusion: The performing modeling allowed to illustrate the effectiveness of the NOC approach for the systems with more than two dozen of cores and/or running applications with a good locality The latency results would be still more favorable to the NOC if the degradation of the operating frequency was taken into account. It was considered that in a heterogeneous system the clock cycle of a NOC can vary with the system size. However such variation is less important than the one on a bus-based system. For very complex systems, NOC interconnection technique may be the only alternative to cope with power restrictions. In fact, in the bus based systems the power consumption increases with the wire length, which increases with the circuit size.