Hans Henschel 12-Feb-06FCAL Meeting Cracov 1 FLC-PHY3 Frontend Chip Channels18 Gain values16 (adjustable - 300mv/pC … 5V/pC) 1:1, 1:10 (dynamically selectable.

Slides:

Advertisements

Similar presentations

MPPC readout electoronics

Advertisements

KLOE II Inner Tracker - FEE Status Antonio Ranieri RD51 Collaboration Meeting Paris October 2008 INFN-Bari S ervizio E lettronico L aboratori F rascati.

The MAD chip: 4 channel preamplifier + discriminator.

ADS1293 LaunchPad Booster Board

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.

Kuliah Mikrokontroler AVR ADC AVR Eru©September 2009 PENS.

Multichannel readout system of inner tracker for NICA-MPD Rogov Victor AFI, JINR, Dubna Afi.jinr.ru.

The status of amplifier circuit for HPD Student, Tokyo Metropolitan Univ. M1, Takayuki Seki Advisor, KEK, Hirokazu Ikeda /designing of amplifier for HPD.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

SiLC Front-End Electronics LPNHE Paris March 15 th 2004.

SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.

EEE305 Microcontroller Systems Lecture 5B: Simple I/O Embedded C using PIC microcontrollers Teaching resources on on

ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan

MDT-ASD PRR 28 Aug ’02 J.Oliver Quality Assurance, Production Testing, Database Chip certification, required tests Expected yield QA – Test plan  Production.

LSU 06/04/2007Expanding the BASIC Stamp1 Expanding the BASIC Stamp: Useful peripherals Programming Unit, Lecture 6.

Mark Raymond /10/051 Trip-t testing brief status report test setup description - hardware and software some very early results.

Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.

Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

Presentation of the DriveLab Board Opal-RT Real-time institute 2009.

ALICE Rad.Tolerant Electronics, 30 Aug 2004Børge Svane Nielsen, NBI1 FMD – Forward Multiplicity Detector ALICE Meeting on Rad. Tolerant Electronics CERN,

1 LHO 13 The 8051CF020 and the University Daughter Card.

27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.

B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.

First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.

The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.

P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+

Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.

Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.

1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.

Mar. 18, 2009 HAPD ASIC Status Super KEKB Meeting 1 S.Nishida (KEK) S. Nishida HAPD ASIC Status Super KEKB Meeting Mar. 18, 2009 KEK.

Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

AHCAL Physics Prototype. The Electronics Part Mathias Reinecke for the AHCAL developers DESY, March 2nd, 2010.

L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.

Forward Calorimeter Layer Sum Boards Phase I Upgrade LAr Internal Review J. Rutherfoord 29 May 2015.

QIE10 development Nov. 7, 2011: The first full-chip prototype was submitted to MOSIS. Output is 2-bit exponent (four ranges) and 6-bit mantissa (non-linear.

Front-End electronics for Future Linear Collider W-Si calorimeter physics prototype B. Bouquet, J. Fleury, C. de La Taille, G. Martin-Chassard LAL Orsay.

VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.

1 Front-end electronic for Si-W calorimeter Sylvie Bondil Julien Fleury Christophe de La Taille Gisèle Martin Ludovic Raux.

NAM S.B MDLAB. Electronic Engineering, Kangwon National University 1.

PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE … read out by MIDAS Stefan Ritt, Paul Scherrer Institute, Switzerland 15 July 2015MIDAS Workshop, TRIUMF Paul.

Update on works with SiPMs at Pisa Matteo Morrocchi.

1 Second generation Front-end chip for H-Cal SiPM readout : SPIROC Réunion EUDET France – LAL – jeudi 5 avril 2007 M. Bouchel, F. Dulucq, J. Fleury, C.

The SuperB EMC Front End electronics Prototypes Valerio Bocci 2009 INFN sezione di Roma Valerio Bocci A. Papi, C. Cecchi, P. Lubrano (INFN Perugia) M.

Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.

Flex Cable Readout unit Si Sensor 256 analog lines Interconnect board NCC signal packaging concept PA board -This is the calorimeter – all pads in the.

May 10-14, 2010CALOR2010, Beijing, China 1 Readout electronics of the ALICE photon spectrometer Zhongbao Yin *, Lijiao Liu, Hans Muller, Dieter Rohrich,

VFE & PCB Status & schedule of production Presented by Julien Fleury Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard.

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso1 Status of front-end electronics for the OPERA Target Tracker LAL Orsay S.BONDIL, J. BOUCROT,

Organization for Micro-Electronics desiGn and Applications HGCAL Front-End Electronics Christophe de LA TAILLE, Marcello MANNELLI sept 2015.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

STATUS OF SPIROC measurement

Setup for automated measurements (parametrization) of ASD2 chip

on behalf of the AGH and UJ PANDA groups

ECAL Front-end development

CTA-LST meeting February 2015

96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output

VMM Update Front End ASIC for the ATLAS Muon Upgrade

Electronics for the E-CAL physics prototype

Front-end electronic system for large area photomultipliers readout

SKIROC status Calice meeting – Kobe – 10/05/2007.

SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.

Presented by T. Suomijärvi

The BalloonSat Development Board

The QUIET ADC Implementation

Presentation transcript:

Hans Henschel 12-Feb-06FCAL Meeting Cracov 1 FLC-PHY3 Frontend Chip Channels18 Gain values16 (adjustable - 300mv/pC … 5V/pC) 1:1, 1:10 (dynamically selectable per channel) Track & Holdwith sequential readout (shift register) - rate?? Packaging64pin TQFP Peaking Time~200ns Gain uniformity between channels3% Linearity0.3…1.6% Noise100µV + 1.7µV/pF (Gain 1) 500µV + 17µV/pF (Gain 10) Crosstalk0.1% Main Parameters

Hans Henschel 12-Feb-06FCAL Meeting Cracov 2 PHY3 Prototyping Frontend Board 6 (+ 4) sensors (36 channels each) 12 frontend chips (18 channels) FLC-PHY3 36 passive components per f/e chip (biasing) 2 dedicated calibration chips, driving 12 LEDs ("no spares available") remote connector with - 12 serialized analog outputs - 5 digital differential controls (shift register) - several calibration controls Features

Hans Henschel 12-Feb-06FCAL Meeting Cracov 3 Future Development Power Cycling (tested on prototypes) ADC (10…12 bit) elimination of external passive components calibration circuitry on chip sparsification?