Logic Design CS221 1 st Term 2009-2010 K-Map Cairo University Faculty of Computers and Information.

Slides:



Advertisements
Similar presentations
Digital Logic Design Gate-Level Minimization
Advertisements

Prof. Sin-Min Lee Department of Computer Science
ECE 238L Computer Logic Design Spring 2010
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Gate-level Minimization
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
Karnaugh Maps Discussion D3.1. Karnaugh Maps Minterm X Y F m m m m X Y F(X,Y) = m0 + m2 + m3 =  (0,2,3) = X + Y'
Gate-Level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
CSE-221 Digital Logic Design (DLD)
Karnaugh Maps for Simplification
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Logic Design CS221 1 st Term Boolean Algebra Cairo University Faculty of Computers and Information.
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Discrete Mathematics CS 2610 February 19, Logic Gates: the basic elements of circuits Electronic circuits consist of so-called gates connected.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
October 29, 2015 EASTERN MEDITERRANEAN UNIVERSITY1 Digital Logic Design I Gate-Level Minimization Mustafa Kemal Uyguroğlu.
Chapter 3 Gate-Level Minimization
Logic Design CS221 1 st Term Logic-Circuit Implementation Cairo University Faculty of Computers and Information.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Gate-level Minimization
卡諾圖 卡諾圖是化簡布林表示式的方法。 目的是減少數位系統中邏輯閘數目。 Gate-level minimization.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
A.Abhari CPS2131 Chapter 3: Gate-Level Minimization Topics in this Chapter: The Map Method Two-Variable Map Three- Variable Map Four/Five variable Map.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Minimization Karnaugh Maps
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CS151 Introduction to Digital Design Chapter Map Simplification.
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
Karnaugh Maps (K-Maps)
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Organisation
Karnaugh Maps (K-Maps)
ECE 331 – Digital System Design
Example Question: Consider the expressions: (a) F = XY + XY'
Digital Logic Design I Gate-Level Minimization
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
Computer Architecture
Presentation transcript:

Logic Design CS221 1 st Term K-Map Cairo University Faculty of Computers and Information

13/10/2009 cs221 – sherif khattab 2 Administrivia imagine cup (imaginecup.com): tutorial session, in seminar room bonus winners (correct answer + explanation)‏  Mostafa Ahmed Sayed  Mostafa Mohamed Mostafa  Mido Talaat, Aya Elkady  Mohamed Mahmoud Sayed  Ahmed Emad Samy Yossef lab 2 is significantly longer than lab 1 subject must include the word CS221 project groups: GA and GB

13/10/2009 cs221 – sherif khattab 3 boolean functions input -> output binary variables (and constants) and logic operations defined by a truth table for two variables, only 16 boolean functions possible. why?  how many possible truth tables? for n variables, 2 2 n boolean functions

13/10/2009 cs221 – sherif khattab 4 gate-level minimization Boolean function representation  truth table: one way  algebraic form (and logic circuit): many ways  simplest and cheapest circuit minimum # terms -> min. # gates minimum # literals per term -> min. # inputs to each gate not unique gate-level minimization  automatic (logic synthesis software)‏  manual algebraic: awkward map method: simple, straightforward (Karnaugh map or K-map)‏

13/10/2009 cs221 – sherif khattab 5 map diagram of squares each square represents one minterm (one row in truth table)‏ For 2 variables:  4 minterms  x'y', x'y, xy', xy columns in which x = 1

13/10/2009 cs221 – sherif khattab 6 two-variable map Example: F = xy

13/10/2009 cs221 – sherif khattab 7 two-variable map Example: F = x + y = x (y + y') + y (x + x') = xy + xy' + x'y

13/10/2009 cs221 – sherif khattab 8 Gray code only one bit changes from number to next:  7 -> 0100  8 -> bit Gray code  00, 01, 11, 10

13/10/2009 cs221 – sherif khattab 9 three-variable map 8 minterms column sequence in Gray code row 1 and column 01 -> 1 01 = 5 -> m 5 row x and column y'z -> x y'z

13/10/2009 cs221 – sherif khattab 10 2 adjacent cells each two adjacent cells differ in how many variables (bits)? sum (OR) of two adjacent cells -> one AND  e.g., m 5 + m 7 = xy'z + xyz = xz (y + y') = xz  e.g., m 1 + m 5 = x'y'z + xy'z = y'z (x + x') = y'z

13/10/2009 cs221 – sherif khattab 11 2 adjacent cells m 0, m 1 adjacent? m 0, m 5 adjacent? m 0, m 2 adjacent? m 4, m 6 adjacent?

13/10/2009 cs221 – sherif khattab 12 4 adjacent cells sum (OR) of four adjacent cells -> one literal  e.g., m 1 + m 3 + m 5 + m = x'y'z + x'yz + xy'z + xyz = x'z (y + y') + xz (y + y') = x'z + xz = z (x + x') = z

13/10/2009 cs221 – sherif khattab 13 4 adjacent cells

13/10/2009 cs221 – sherif khattab 14 3-variable map simplification 1 cell -> three literals (e.g., xyz)‏ 2 adjacent cells -> two literals (e.g., xy)‏ 4 adjacent cells -> one literal (e.g., z)‏ 8 adjacent cells -> ??

13/10/2009 cs221 – sherif khattab 15 example 1 F = ∑(2,3,4,5)‏ = (010, 011, 100, 101) = xy' + x'y

13/10/2009 cs221 – sherif khattab 16 example 2 F = ∑(3,4,6,7)‏ = yz + xz'

13/10/2009 cs221 – sherif khattab 17 example 3 F = ∑(0,2,4,5,6)‏ = z' + xy'

13/10/2009 cs221 – sherif khattab 18 example 4 F = A'C + A'B + AB'C + BC (what form?)‏ =

13/10/2009 cs221 – sherif khattab 19 four-variable map ?? minterms column sequence in Gray code row 01 and column 01 -> = 5 -> m 5 row w'x and column y'z -> w'x y'z

13/10/2009 cs221 – sherif khattab 20 4-variable map simplification 1 cell -> four literals (e.g., wxyz)‏ 2 adjacent cells -> three literals (e.g., w'xy)‏ 4 adjacent cells -> two literals (e.g., wz)‏ 8 adjacent cells -> one literal (e.g., x)‏ 16 adjacent cells -> 1 adjacent?

13/10/2009 cs221 – sherif khattab 21 example 1 F = ∑(0,1,2,4,5,6,8,9,12,13,14)‏ =

13/10/2009 cs221 – sherif khattab 22 example 2 F = A'B'C' + B'CD' + A'BCD' + AB'C' =

13/10/2009 cs221 – sherif khattab 23 5-variable map ?? minterms the two 4-variable maps on top of each other

13/10/2009 cs221 – sherif khattab 24 5-variable map simplification

13/10/2009 cs221 – sherif khattab 25 example F = ∑(0,2,4,6,9,13,21,23,25,29,31)‏