April 15, 20031 Synthesis of Signal Processing on FPGA Hongtao

Slides:



Advertisements
Similar presentations
Field Programmable Gate Array
Advertisements

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
FPGA (Field Programmable Gate Array)
Hao wang and Jyh-Charn (Steve) Liu
VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.
Introduction to Digital Electronics. Suplementary Reading Digital Design by - John F. Wakerly – - you will find some solutions at this site.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
EECE579: Digital Design Flows
CMPT150, Ch 3, Tariq Nuruddin, Fall 06, SFU 1 Ch3. Combinatorial Logic Design Modern digital design involves a number of techniques and tools essential.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Digital Design: Chapters Chapter 1. Introduction Digital Design - Logic Design? Analog versus Digital Once-analog now goes digital –Still pictures.
1 Other Technologies Off-the-shelf logic (SSI) IC –Logic IC has a few gates, connected to IC's pins Known as Small Scale Integration (SSI) –Popular logic.
Computer Engineering 222. VLSI Digital System Design Introduction.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
February 4, 2002 John Wawrzynek
Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.
ECE 699: Lecture 2 ZYNQ Design Flow.
ELEN468 Lecture 11 ELEN468 Advanced Logic Design Lecture 1Introduction.
VLSI Tarik Booker. VLSI? VLSI – Very Large Scale Integration Refers to the many fields of electrical and computer engineering that deal with the analysis.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
General FPGA Architecture Field Programmable Gate Array.
GOOD MORNING.
BR 1/001 Implementation Technologies We can implement a design with many different implementation technologies - different implementation technologies.
Electronic Design Automation. Course Outline 1.Digital circuit design flow 2.Verilog Hardware Description Language 3.Logic Synthesis –Multilevel logic.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 1 Introduction.
EE4OI4 Engineering Design Programmable Logic Technology.
Introduction to Digital Design
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
ECE 3110: Introduction to Digital Systems Review #1 (Chapter 1,2)
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Ch.9 CPLD/FPGA Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.
VLSI & ECAD LAB Introduction.
CMP 4202: VLSI System Design Lecturer: Geofrey Bakkabulindi
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
J. Christiansen, CERN - EP/MIC
COE 405 Design and Modeling of Digital Systems
Example of modular design: ALU
UNIT 1 Introduction. 1-2 OutlineOutline n Course Topics n Microelectronics n Design Styles n Design Domains and Levels of Abstractions n Digital System.
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
ECE 2110: Introduction to Digital Systems Introduction (Contd.)
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Computer logic Data and programs in digital computers are represented and processed by electronic circuit networks called digital logic circuits or logic.
M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.
Henry Selvaraj 1 Henry Selvaraj; Henry Selvaraj; Henry Selvaraj; Logic Synthesis EEG 707 Dr Henry Selvaraj Department of Electrical and Computer Engineering.
An Introduction to Digital System Design
Programmable Logic Device Architectures
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
Different Types of Integrated Circuits. Introduction: Different Types of Integrated Circuits Every electronic appliance we use.
ECE 2110: Introduction to Digital Systems Introduction (Contd.)
1 Introduction to Engineering Fall 2006 Lecture 17: Digital Tools 1.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.
Introduction to ASICs ASIC - Application Specific Integrated Circuit
Programmable Logic Device Architectures
Digital System Design An Introduction to Verilog® HDL
EEE2135 Digital Logic Design Chapter 1. Introduction
From Silicon to Microelectronics Yahya Lakys EE & CE 200 Fall 2014
Electronics for Physicists
ECNG 1014: Digital Electronics Lecture 1: Course Overview
VHDL Introduction.
Electronics for Physicists
Combinational Circuits
數位IC設計 Pei-Yin Chen, 陳培殷.
Combinational Circuits
1.Introduction to Advanced Digital Design (14 marks)
Unit -4 Introduction to Embedded Systems Tuesday.
Presentation transcript:

April 15, Synthesis of Signal Processing on FPGA Hongtao

April 15, Getting started What is VLSI? ASIC family members Carrying on VHDL Synthesis structure Do it yourself Parallel ICA Re-configurable components

April 15, Development of VLSI Integrated Circuit (IC): A microelectronic semiconductor device consisting of many interconnected transistors and other components. ICs are fabricated (constructed) on a die (a small rectangle) cut from a silicon wafer. Containing logic gates: inverters, AND, OR, NAND, NOR, etc.

April 15, (continue) Small Scale Integration (SSI) -- tens transistors Medium Scale Integration (MSI) -- hundreds transistors Large Scale Integration (LSI) – thousands transistors Very Large-Scale Integrated Circuit (VLSI) has hundreds of thousands. One megabyte RAM contains more than one million transistors, developed in 1986 Wafer-scale integration The most extreme technique. Using whole uncut wafers as components.

April 15, ASIC Family ASIC PLD FPGA MGA Standard Library Cells Analog / Digital Mixed Technologies Full-Custom Semi-Custom Programmable Non-programmable PLD: programmable logic device MGA: mask gate array

April 15, FPGA v.s. PLD FPGA Best for low quantity applications Vendor prefabricates rows of gates and programmable connections User specifies connections to implement logic functions Replaces 2,000 to 2,000,000 gates Implementation time: within hours Development system cost: $5,000 – 10,000 (PC-based) PLD Best for simple design Vendor prefabricates multiple sets of gates with programmable connections User specifies connections to implement logic functions Replaces 300 to 8,000 gates Implementation time: within minutes Development system cost: $3,000 – 5,000 (PC-based)

April 15, MGA and Standard Library Cells MGA Best for moderate-sized designs Vendor prefabricates rows of gates and wafers User specifies two layers to implement logic functions Replaces 10,000 to 10,000,000 gates After place & route, masks are made for two layers Development system cost: $ 50K (Workstation-based) Turnaround time for prototypes: weeks Standard Library Cells Best for high quantity applications with multiple functions, such as CPU and RAM. User selects cells and specifies two layers of interconnections. Replaces 100,000 to 10,000,000 gates After place & route, masks are made for all layers Development system cost: $100K (Workstation-based) Turnaround time for prototypes: 8 weeks

April 15, FPGA Features Advantages Rapid prototyping Low risk Low testing costs Standard product advantages Life cycle, reusable Disadvantages Chip capacity and cost Speed of circuit

April 15, Getting started What is VLSI? ASIC family members Carrying on VHDL Synthesis structure Do it yourself Parallel ICA Re-configurable components

April 15, VHDL Hardware Description Language (HDL). VHDL: VHSIC (Very High Speed Integrated Circuit) Hardware Description Language. Developed to standardize documentation for maintenance and possible redesign, by DOD. IEEE VHDL standard approved in Verilog: Developed for verification of logic, by Gateway Automation.

April 15, sorting:PROCESS(clock) BEGIN if clock'event and clock='1' then if all_ic_input_ok='1' and all_ic_output_ok='0' then …… if sort_weight(loop_count+1) >= sort_weight(loop_count) then temp1 <= sort_weight(loop_count); sort_weight(loop_count) <= sort_weight(loop_count+1); sort_weight(loop_count+1) <= temp1; temp2 <= sort_band(loop_count); sort_band(loop_count) <= sort_band(loop_count+1); sort_band(loop_count+1) <= temp2; change <= '1'; change_count <= loop_count+1; end if; loop_count <= loop_count + 1; end if; if loop_count = band-2 then loop_count <= 0; sort_count <= sort_count + 1; end if; if sort_count=band-1 then all_ic_output_ok <= '1'; end if; …… END PROCESS sorting; Example: Comparing

April 15, Synthesis structure

April 15, Getting started What is VLSI? ASIC family members Carrying on VHDL Synthesis structure Do it yourself Parallel ICA Re-configurable components

April 15, Parallel ICA Diagram

April 15, Synthesis Structure

April 15, Structure of Component OneUnit Loop until Converge Normalize Initialize Weight Vector Update Compute

April 15, Structure of Component Decorrelation Loop until Converge Normalize Independent Component Input Update Decorrelate

April 15, Structure of Component Comparing

April 15, Coverage of Re-configurable Components

April 15, Pre-layout Simulations Components: One-unit Decorrelation Comparing Top level

April 15,

April 15,

April 15,

April 15,

April 15, Layout Simulation Xilinx Virtex 1000EHQ240 Estimating 4 Independent Components 92% utilization

April 15,

April 15, Post-layout Simulation

April 15, Design and FPGA Capacity

April 15,

April 15, Conclusion FPGA is an efficient solution for signal processing.

April 15, Reference Deniel D. Gajdki and Loganath Ramachandran. Introduction to high-level synthesis. IEEE Design and Test of Computers, pages 44–54, Don Bouldin. ECE 551: Designing application-specific integrated circuits, Fall Don Bouldin. Design of Systems on a Chip, chapter Synthesis of FPGAs and Testable ASICs. Kluwer Academic Press, Habib Youssef Sadiq M. Sait. VLSI Physical Design Automation, Theory and Practice. World Scientific Publishing Company, June 1999.