NanoFab Trainer Update Nick Reeder, April 5, 2013.

Slides:



Advertisements
Similar presentations
NanoFab Trainer Update Nick Reeder, January 18, 2013.
Advertisements

FABRICATION PROCESSES
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Advanced Manufacturing Choices
Simplified Example of a LOCOS Fabrication Process
CMOS Process at a Glance
Fabrication pH Electrode Using Lift-Off Method and Electrodeposition Presented by Na Zhang.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 5.1 Resist parameters A and B as a function of wavelength measured with.
Lithography – Basic Concept
Adhesive Bonding with SU-8
NanoFab Simulator Update Nick Reeder, May 31, 2012.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Advanced Manufacturing Choices ENG Spring 2015, Class 6 Photolithography 6/9/2015.
Pattern transfer by etching or lift-off processes
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Wafer processing - I Clean room environment Semiconductor clean room: - controlled temperature (20ºC), air pressure, humidity (30%) - controlled airbone.
The Deposition Process
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
NanoFab Trainer Update Nick Reeder, April 11, 2014.
NanoFab Trainer Update Nick Reeder, March 14, 2014.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Lecture 4 Photolithography.
Lithographic Processes
NanoFab Simulator Update Nick Reeder, April 20, 2012.
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
Debbie Purvines - Region 16 ESC1 Debbie Purvines
In addition to Word, Excel, PowerPoint, and Access, Microsoft Office® 2013 includes additional applications, including Outlook, OneNote, and Office Web.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
COMPREHENSIVE Windows Tutorial 7 Managing Multimedia Files.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 10 Strings, Searches, Sorts, and Modifications Midterm Review By Ben Razon AP Computer Science Period 3.
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
NanoFab Simulator Layout Nick Reeder, Dec 16, 2011.
Introduction to Wafer fabrication Process
Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.
NanoFab Trainer Nick Reeder June 28, 2012.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
NanoFab Trainer Update Nick Reeder, February 28, 2014.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
NanoFab Simulator Update Nick Reeder, May 17, 2012.
NanoFab Trainer Update Nick Reeder, March 1, 2013.
XP Tutorial 8 New Perspectives on Microsoft Windows XP 1 Microsoft Windows XP Object Linking and Embedding Tutorial 8.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
Etching: Wet and Dry Physical or Chemical.
Flexible Circuits: Project Scope Presentation “Flexible circuits are a high-growth technology in the area of electrical interconnectivity and look set.
NanoFab Trainer Update Nick Reeder, April 25, 2014.
C Virginia Tech Effect of Resist Thickness Resists usually do not have uniform thickness on the wafer –Edge bead: The build-up of resist along the.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Side ViewTop View Beginning from a silicon wafer.
Pressure Sensor Lecture
(Chapters 29 & 30; good to refresh 20 & 21, too)
Patterning - Photolithography
1) Wafer Cleaning Oxidizing – Field Oxide
NanoFab Simulator Update
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Chapter 1.
ME342E Project Update (Part II) July 27th 2006.
NanoFab Trainer Update
Photolithography.
1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)
Presentation transcript:

NanoFab Trainer Update Nick Reeder, April 5, 2013

Updates to User Interface Replaced look-up tables with graphs when user selects any of the following: – View > Evaporation Deposition Rates – View > Sputter Deposition Rates – View > Dry Etch Rates – View > Wet Etch Rates New menu item, Edit > Options, lets user specify the height of the “airspace” displayed above the wafer structure.

Updates to User Interface (Cont.) Added new Videos tab that lets user play selected video in a Flash player window. – Requires that user has Flash installed on computer.

Updates to Thermal Oxidation Code Code now correctly handle variations in initial oxide thickness (no longer assumes that the initial oxide thickness is constant over the entire wafer).

Updates to Develop Code Implemented two fictional developers: – One removes exposed positive resist at 50 nm/sec, and has no effect on unexposed positive resist or on other materials. – The other removes unexposed negative resist at 50 nm/sec, and has no effect on exposed negative resist or on other materials. Need to replace with real developers and rates. Code assumes develop is isotropic, like wet etch. Is this right?

Photoresist Exposure Thinking about how to incorporate Andrew’s C-code algorithm for computing photoresist exposure into the trainer’s polygon-based model. Proposal for a simplifying assumption: Since resist solubility changes sharply with DNQ concentration near the solubility threshold, can we simply divide all photoresist into “exposed” and “unexposed” regions after computing DNQ concentration?

Proposal for Photoresist Exposure – Advantage: Much simpler to model than tracking the DNQ concentration at many points inside the resist. – Disadvantages: Inaccurately models development of partially exposed resist. Doesn’t model cumulative effect of repeated exposures. UnexposedExposed

To-Do List Implement look-up tables to compute deposition rates for CVD based on user- supplied pressure & temperature. Populate evaporation and sputter look-up tables with values. Fix expose, develop, polish code to compute depth from user-supplied values. Continue writing bake code; need realistic values for S 0 and . In expose code, implement diffraction of UV in air and absorption within resist, with dependence on solvent content from bake code. Fix etch code so that (for photoresist) etch rates depend on solvent content from bake code. Fix spin-coat code so that resist does not adhere to underside of horizontal surfaces. Write new code for – Lift-off – Clean – Profilometer Write time-cost-quality code for all operations. Write online help text. Produce videos, photos, text for Tutorial tab.

ActivityNot startedPartialComplete Simulation coding CleanX Spin coatX BakeX Mask/Expose/DevelopX EvaporateX Thermal oxidationX CVDX SputterX Wet etchX Dry etchX Lift offX PolishX ImplantX Track time, cost, quality of each processX User -interface coding History with option to revertX Save/open history filesX Edit colorsX User-defined materialsX ProfilometerX Producing embedded media (videos, photos, etc.)X TestingX DocumentationX