PC BUS ? Programmic realisation Micro controller PC RAM CPU PORT ROM Timer ? Own micro circuit DescriptionDesign Technology for designing Micro circuits.

Slides:



Advertisements
Similar presentations
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
Advertisements

Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.
Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
FPGA (Field Programmable Gate Array)
Survey of Reconfigurable Logic Technologies
Programmable Logic Devices
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
Implementing Logic Gates and Circuits Discussion D5.1.
FPGA structure and programming - Eli Kaminsky 1 FPGA structure and programming.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.
Programmable logic and FPGA
Multiplexers, Decoders, and Programmable Logic Devices
Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
Chapter 6 Memory and Programmable Logic Devices
Lecture # 1 ENG6090 – VLSI Design.
EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.
Memory and Programmable Logic
EE4OI4 Engineering Design Programmable Logic Technology.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Arithmetic Building Blocks
CPLD (Complex Programmable Logic Device)
Arithmetic Building Blocks
J. Christiansen, CERN - EP/MIC
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
Figure 3.1 Logic values as voltage levels Figure 3.2 NMOS transistor as a switch DrainSource x = "low"x = "high" (a) A simple switch controlled by the.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
Read Only Memory DC A0A0 A b1b1 b2b2 Programmable ROM DC A0A0 A v b1b1 b2b Fuse Mask-programmed ROM.
IEEE’s Hands on Practical Electronics (HOPE) Lesson 8: Transistors.
Logical Circuits Philip Gebhardt 3/15/2011. Logic Circuits Negative, Positive, and Complimentary circuits Logic Gates Programmable Logic Devices.
Chapter 3 How transistors operate and form simple switches
CPLD Vs. FPGA Positioning Presentation
Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
Survey of Reconfigurable Logic Technologies
Reconfigurable Architectures Greg Stitt ECE Department University of Florida.
FPGA Based System Design Dr. Nazar Abbas Saqib NUST Institute of Information Technology (NIIT) Lecture 2: Programming Technolgies
LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell.
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
3-1 MKE1503/MEE10203 Programmable Electronics Computer Engineering Department Faculty of Electrical and Electronic Universiti Tun Hussein Onn Malaysia.
1 Chap 6. Memory and Programmable Devices Memory & Programmable Logic Device Definitions Memory –a collection of cells capable of storing binary.
Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.
Programmable Logic Devices
Chapter- 9 Programmable Logic Devices DHADUK ANKITA ENRL NO Noble Engineering College- Junagadh.
Field Programmable Gate Arrays
ETE Digital Electronics
Digital Design Lecture 14
Sequential Programmable Devices
Programmable Logic Device Architectures
سبکهاي طراحي (Design Styles)
This chapter in the book includes: Objectives Study Guide
Programmable Logic Devices
From Silicon to Microelectronics Yahya Lakys EE & CE 200 Fall 2014
Electronics for Physicists
INTRODUCTION TO COMPLEX PROGRAMMABLE LOGIC
FIGURE 7.1 Conventional and array logic diagrams for OR gate
حافظه و منطق قابل برنامه ریزی
The architecture of PAL16R8
حافظه و منطق قابل برنامه ریزی
Introduction to Programmable Logic Devices
Electronics for Physicists
Physical Implementation
Unit -4 Introduction to Embedded Systems Tuesday.
CS 140L Lecture 1 Professor CK Cheng 10/2/02.
Programmable logic and FPGA
Presentation transcript:

PC BUS ? Programmic realisation Micro controller PC RAM CPU PORT ROM Timer ? Own micro circuit DescriptionDesign Technology for designing Micro circuits Own micro circuit ASIC - Application Specific Integrated Circuit ? Hardware realisation PCB with logical circuit composed of integral circuits. Introduction

ASIC

Programmablev logic

SRAM trigger MUX SRAM trigger SRAM trigger SRAM technology.

Metal Amorphous silicon ANTI-FUSE technology.

p nn Silicon floating gate Silicon fixed gate V ss V dd V gg EPROM-itechnology SourceDrain Gate n pp Silicon floating gate Silicon fixed gate V ss V dd V gg SourceDrain Gate p-MOS n-MOS MOSFET – Metal Oxide Semiconductor Fielt Effect Transistor

Terminology.

Buffer ANDOR x 1 x 2 x n y1y1 y2y2 y m SPLD CPLD PLA Connection array PLA Macrocell Logic Block SPLD ja CPLD

LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell FPGA - Field Programmable Gate Array

FPGA MPGA Price Capacity of the series Comparison of FPGA and MPGA