Final Year Project 2008-2009 A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung 06239718.

Slides:



Advertisements
Similar presentations
System Integration and Performance
Advertisements

EET260 Introduction to digital communication
Programmable Interval Timer
Sensors Interfacing.
Input/Output Organization Asynchronous Bus
Analog to Digital Converters (ADC) 2 ©Paul Godin Created April 2008.
4.2 Digital Transmission Pulse Modulation (Part 2.1)
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Interfacing with the Analog World Wen-Hung Liao, Ph.D.
Data Compression Michael J. Watts
1 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Asynchronous Bit-stream Compression Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion.
Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.
Turbo Codes Azmat Ali Pasha.
Huffman Encoder Project. Howd - Zur Hung Eric Lai Wei Jie Lee Yu - Chiang Lee Design Manager: Jonathan P. Lee Huffman Encoder Project Final Presentation.
Double buffer SDRAM Memory Controller Presented by: Yael Dresner Andre Steiner Instructed by: Michael Levilov Project Number: D0713.
Digital Voice Communication Link EE 413 – TEAM 2 April 21 st, 2005.
Chapter 10: Transmission Efficiency Business Data Communications, 4e.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Chapter 1_4 Part II Counters
CMOS image sensors Presenter: Alireza eyvazzadeh.
Group 5 Alain J. Percial Paula A. Ortiz Francis X. Ruiz.
Computerized Train Control System by: Shawn Lord Christian Thompson.
JPEG C OMPRESSION A LGORITHM I N CUDA Group Members: Pranit Patel Manisha Tatikonda Jeff Wong Jarek Marczewski Date: April 14, 2009.
1 Topic 4: Physical Layer - Chapter 10: Transmission Efficiency Business Data Communications, 4e.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
DARPA Digital Audio Receiver, Processor and Amplifier Group Z James Cotton Bobak Nazer Ryan Verret.
LECTURE Copyright  1998, Texas Instruments Incorporated All Rights Reserved Encoding of Waveforms Encoding of Waveforms to Compress Information.
Ultimate Design Review G. Bertolone, C. Colledani, A. Dorokhov, W. Dulinski, G. Dozière, A. Himmi, Ch. Hu-Guo, F. Morel, H. Pham, I. Valin, J. Wang, G.
MICROPROCESSOR INPUT/OUTPUT
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Digital Logic Design Review Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM 2010.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Computer Communication & Networks Lecture # 05 Physical Layer: Signals & Digital Transmission Nadeem Majeed Choudhary
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
Counter Application (Part B) By : Pn Siti Nor Diana Ismail CHAPTER 3.
Digital Transmission Outlines:- Multiplexing FDM TDM WDM
L28:Lower Power Algorithm for Multimedia Systems(2) 성균관대학교 조 준 동
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
Floyd, Digital Fundamentals, 10 th ed Slide 1 Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
8279 KEYBOARD AND DISPLAY INTERFACING
Chap 5. Registers and Counters. Chap Definition of Register and Counter l a clocked sequential circuit o consist of a group of flip-flops & combinational.
CS654: Digital Image Analysis
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
CS654: Digital Image Analysis Lecture 34: Different Coding Techniques.
PREPARED BY V.SANDHIYA LECT/ ECE UNIT- 3 APPLICATIONS OF OP-AMP 1.
School of Computer and Communication Engineering, UniMAP Mohd ridzuan mohd nor DKT 122/3 - DIGITAL SYSTEM I Chapter.
8279 KEYBOARD AND DISPLAY INTERFACING
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
Chapter 4 Digital Transmission. 4.2 Summary Line Coding Line Coding Schemes Block Coding Scrambling Signal Element versus data element Multilevel : 2b1Q.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
Chapter Nine: Data Transmission. Introduction Binary data is transmitted by either by serial or parallel methods Data transmission over long distances.
Introduction to Communication Lecture (11) 1. Digital Transmission A computer network is designed to send information from one point to another. This.
Low Power, High-Throughput AD Converters
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 4 Report Tuesday 22 nd July 2008 Jack Hickish.
Data Reduction Schemes for MicroBoone Wu, Jinyuan Fermilab.
EKT124 Digital Electronics 1 Introduction to Digital Electronics
JPEG Compression What is JPEG? Motivation
Digital Fundamentals Floyd Chapter 1 Digital concepts Tenth Edition
UNIT – III I: Digital Transmission.
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
AT91 Memory Interface This training module describes the External Bus Interface (EBI), which generatesthe signals that control the access to the external.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Registers.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Presentation transcript:

Final Year Project A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung Kwok Kam Kin Kwan Tsz Chun

Outline Aim of our project Introduction Pixel Sensor Huffman encoding system Control system Performance Q&A

Aims: ◦ To design a compact digital pixel sensor using effective compression scheme based on Different Pulse Code Modulation processing ◦ To implement Huffman encoding scheme in order to provide further compression on the differential signal output Aims of our project

Why is image compression important? Minimize storage size Minimize silicon area of the chip Speed enhancement

Aim of our project The advantages of a single chip imager: ◦ Low noise ◦ Low power consumption ◦ Total cost is low

Aim of our project Comparison between CDD and CMOS Imager CCDCMOS Power consumptionhigherlower Sizelargersmaller Image's qualityhigherlower Multiple functions on chipNoYes

Introduction Categories of CMOS Image Sensors ◦ Passive Pixel Sensor (PPS) ◦ Active Pixel Sensor (APS) ◦ Digital Pixel Sensor (DPS)

Introduction Passive Pixel Sensor (PPS) Column bus Row select 1.High Fill factor 2.Signal-to-noise ratio (SNR) is poor 3.Shared analog to digital convertor (ADC).

Introduction Active Pixel Sensor (APS) Column bus Row select Vdd Reset Simple amplifier 1.Signal amplifier is included 2.Larger SNR 3.Lower fill factor 4.Shared ADC

Introduction Digital Pixel Sensor (DPS) Vdd Reset Row select Column bus VrefADC 1.ADC is installed in each pixel. 2.SNR is larger 3.Speed is higher

Introduction Comparison between APS and DPS Row Select Column select ADC Row Select Column select Pixel 1 Pixel 2 Pixel 3 Pixel 4 Pixel 1 Pixel 2 Pixel 3 Pixel 4 Pixel select Analog to digital conversion Signal read

Differential Pulse Code Modulation

By utilizing the difference between the sample values of 2 successive pixels, the number of bits of memory can be reduced As the degree of redundancy is particularly high in normal images, DPCM can effectively decrease the size of the on-chip memory

Differential Pulse Code Modulation

Pixel Sensor Photodiode Comparator Reconfigurable 5-bits up/down counter

Photodiode A photodiode is a reversed-bias diode with internal capacitance Current flows with different magnitudes according to the illumination

Pixel Sensor Block diagram

Discharge time The discharge time depends on the illumination

Reconfigurable up/down counter Count up when receiving a pulse from the current pixel Count down when receiving a pulse from the neighbor pixel

Reconfigurable up/down counter

Timing Diagram:

Potential Problems Overflow problem Crashes of input pulses

Overflow handling Overflow is a serious problem as it affects the data recovery in the external environment Solution: Stop counting up when the memory is Stop counting down when the memory is 10000

Crashes of input pulses handling When pulses from the current pixel and the neighbor pixel received at the same time, the counter cannot work Solution Add a buffer to delay one of the pulses Cancelling each other

Huffman encoding system Huffman coding A variable-length encoding scheme. Lossless compression Length of the codeword depends on the occurrence of the sample value An example of Huffman coding ( SYMBOLProbability 1Codeword 1Probability 2Codeword [1 0 1]0.93[0] [1 0 0]0.02[1 0 0] [1 1 1]0.0125[1 1 1] [1 1 0]0.01[ ] [0 0 1]0.01[ ] [0 0 0]0.01[ ] [0 1 1]0.005[ ] [0 1 0]0.0025[ ] Average Length

ProbabilityCodewordProbabilityCodeword Average Length= % from DPCM values Codeword Assignment

Performance is content dependent DPCM ±15 DPCM ±4 8x8 BITMAP (Color not in scale) Huffman codeword length= 8 Resultant size=(8x8-1)x8= 504bits Huffman codeword length= 5 Resultant size=(8x8-1)x5= 315 bits

Example of Huffman codeword Photo diode DPCM Huffman codeword Serial link

Codeword Tree

Implementation Combinational logic Input: DPCM values from the pixel grid Output: Huffman codeword and its length Pixel grid CONTROL

Methodology K-map Common term discovery Solution minimization NAND-NOR combination

Methodology – K-Map K-map of CW5

Methodology – Common Terms

Methodology – NAND-NOR Combination

Summary- Huffman encoder Convert DPCM value to Huffman codeword 18 common terms Implementation done by 428 gates

Control System It consists of 3 parts ◦ Interface  8-bit Shift Register  4-bit Counter  14-bit Counter ◦ Row Decoder ◦ Column Multiplexer

Control System

Delay path Control logic interface Hand shake protocol

Control Logic Async with data link Hand shake protocol communication 14-bit pixel counter Delay counter

Interface Synchronous to datalink Send request to control logic Serve MCU request It consists of 2 main elements ◦ 8-bit Shift Register for huffman code stream ◦ 4-bit Counter for code length

Delay counter count down Shift register and length counter load Data transmission, length decrease Length =0 Next pixel value request 14-bit counter increase MCU request

Control System Wait if: Delay counter do not finish counting or 14-bit counter reach the top or 4-bit length counter finish counting

8-bit Shift Register 1.Receive codeword signal from Hoffman encoder 2.Transfer the received signal to MCU

4-bit Counter 1.Keeps tracking the length of the codeword from the Hoffman encoder 2.It is 4 bits since the maximum length of the codeword is 8 3.When the counter value reached zero, shift register is acknowledged to get the new branch of data.

14-bit Counter Control the row decoder and column multiplexer to select the right piece of pixel. The 7 less significant bits are connected to column multiplexer while the 7 more significant bits are connected to row decoder.

Row Decoder 1. Responsible for selecting the right row of pixel to 128 decoder is required since there are 128 rows of pixel.

Row Decoder 1 to 2 decoder

Column Multiplexer 1. Responsible for selecting the right column of pixel to 5 multiplexer is required since there are 128 columns of pixel and each pixel give out 5bits of signal.

Column Multiplexer 2 to 1 multiplexer

Performance

Performance - Simulation

Performance - Power consumption Current waveform of the pixel sensor

Performance - Fill factor The fill factor of the imager is about 12 %

Performance - Post layout sim.

Compression performance Image SizeORIGINALDPCM ONLY (-37.5%) DPCM with Huffman Coding (-55%) 1x11 bytes5 bits (-3 bits) 3.6 bits (-4.4 bits) 128x12816k bytes10k bytes (-6kB) 7.2k bytes (-8.8kB) 640x480 (VGA) 300k bytes187.5k bytes (-112.5kB) 135k bytes (-165kB) 1280x720 (HD 720) 900k bytes562.5k bytes (-337.5kB) 405k bytes (-495kB) Actual compression rate varies from 0% to 75%, depend on the actual content of the image.

Performance-Huffman encoder Maximum switching Delay= 2.4ns Maximum possible operation frequency =410MHz

Q&A Further explanation