Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.

Slides:



Advertisements
Similar presentations
Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
Advertisements

SYSTEM CLOCK Clock (CLK) : input signal which synchronize the internal and external operations of the microprocessor.
Final Year Project Progress January 2007 By Daire O’Neill 4EE.
Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,
MEG Experiments Stimulation and Recording Setup Educational Seminar Institute for Biomagnetism and Biosignalanalysis February 8th, 2005.
1 Development of Any Frequency Fire Rate SLR Control System Cunbo FAN, Xue DONG, Xingwei HAN, You ZHAO Changchun Observatory, , China.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
(Voice Activated Home Control System). Project Summary Control any IR activated device –Via voice command Learnable –Learn IR Code –Learn Voice Command.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Logic Analyzer and pulse generator ECE 682. The specification Specification was handed out in ECE 582 last quarter. Basics  3 channels – dedicated output.
FID Based Pulse Generators for Accelerator Applications Vladimir M. Efanov FID GmbH, 25 Werkstrasse, Burbach, D-57299, Germany 2006.
Computer Systems 1 Fundamentals of Computing The CPU & Von Neumann.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, EVLA Monitor and Control Module Interface Board (MIB) Design.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Types of Computers Mainframe/Server Two Dual-Core Intel ® Xeon ® Processors 5140 Multi user access Large amount of RAM ( 48GB) and Backing Storage Desktop.
8086/8088 Hardware Specifications A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
GPS based time synchronization of PC hardware Antti Gröhn
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
NSGF 2000 PICO EVENT TIMER HERSTMONCEUX SLR STATION.
Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.
Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.
String-18 New-DAQ Commissioning Azriel Goldschmidt AMANDA Collaboration Meeting Berkeley, March 2002.
6-10 Oct 2002GREX 2002, Pisa D. Verkindt, LAPP 1 Virgo Data Acquisition D. Verkindt, LAPP DAQ Purpose DAQ Architecture Data Acquisition examples Connection.
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
Computer Architecture Lecture 4 Sequential Circuits Ralph Grishman September 2015 NYU.
Tools for Discovery CAEN solutions for Diamond Detectors June 24 th 2011, Viareggio Giuliano Mini.
Initial Performance Results of the APS P0 (Transverse Bunch-to-Bunch) Feedback System N. DiMonte#, C.-Y. Yao, Argonne National Laboratory, Argonne, IL.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
G D The LIGO Timing System LSC Seminar, May 23, 2003 Daniel Sigg.
仙公 100 Sancode 100 The best solution of the low cost and high performance SOC tester Signality System Engineering Co., LTD. Signality System Engineering.
Presented by: Sergey Volkovich Vladimir Dibnis Spring 2011 Supervisor: Mony Orbach.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
System Software Design Colin Gatlin May 12, 2009 Western Washington University.
BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.
Electronics and Software for Quantum Astronomy Progress Report Tommaso Occhipinti, Claudia Facchinetti, Andrea Dipaola, Paolo Zoccarato, Ivan Capraro,
Toshiba IR Test Apparatus Project Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.
 A computer is an electronic device that receives data (input), processes data, stores data, and produces a result (output).  It performs only three.
ULTRA meeting: Turin th Jan 2002 Gino. IASF. PA. CNR. IT 1 I A S F Sez.Palermo ULTRA U v L ight T ransmission and R eflection in A tmosphere.
Vanderbilt University Toshiba IR Test Apparatus Project Final Design Review Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Tango Meeting ONERA, PiLC Logic Controller ADQ412 Digitizer Diffractometer in Sardana GPFS storage system Experiment Control Upgrades at DESY.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Flip Flops Lecture 10 CAP
New LED driver Preliminary tests
ETD meeting Electronic design for the barrel : Front end chip and TDC
State Circuits : Circuits that Remember
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #21 State Elements: Circuits that Remember Hello to James Muerle in the.
Multicultural Social Community Development Institute ( MSCDI)
TOF Clock Distribution
Types of Computers Mainframe/Server
asyn Driver Tutorial Measurement Computing 1608GX-2A0
Mott DAQ Timing R. Suleiman February 12, 2014.
BASE BAND DECODER Project Team Gurrampati Venkatakrishna Reddy
PID meeting Mechanical implementation Electronics architecture
Analog Transmission Example 1
Computer components.
Presentation transcript:

Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia

Present state We have connected CAEN V1290N time-tag module with CAEN V1718 USB-VME interface and can control both units using Linux based PC We have prepared the software in “C” for reading and evaluation of results We have tested the setup using high stability generators and GPS based 1PPS

 T for periodic pulses Input is Hz from Agilent function generator HP33250 Jitter specifications (rms): 100ppm + 50ps = 5ns CAEN 1290N internal clock of 40MHz used Measurement duration: 1s Deviation: +/- 125ps  T [ps] Sample number 100ps

 T for 1pps pulses from HP33250 Input is 1 Hz from Agilent function generator HP33250 Jitter specifications (rms): 100ppm + 50ps = 100  s CAEN 1290N internal clock of 40MHz used Measurement duration: 2 hours Deviation: +/- 50ns  T [ps] Sample number 50ns

 T for 1pps pulses from GPS Input is 1PPS from GPS Jitter specifications (max): +/- 150ns CAEN 1290N internal clock of 40MHz used Measurement duration: 1,5 hours Deviation: +/- 100ns after initial warming-up period Sample number  T [ps] 50ns

Hardware Signal sources CAEN inputs are connected to signal sources using home-made TTL to NIM translator PC is a Linux based machine, disk HD is an integral part of the PC PC HD GPS 1pps “Photon” pulses USB-VME CAEN 1718 COUNTER CAEN 1290 TTL-NIM HOME SYNC 20kHz RS232

The software consists of two parts: 1. Data from CAEN to disk: on-line data streaming 2. Data from disk to evaluation: of-line evaluation Software PCCAEN HD PC USER HD

CAEN V1290N V1290N uses 21 bit counter, clock frequency is 40MHz: counter period equals 52  s Continuous storage mode is used Result is the state of the counter at the arrival time of the electrical pulse: 5 bit identifier (00000) + 5 bit channel number + 21 bit time-tag Results are grouped in CAEN internal buffer and periodically transferred to PC using USB bulk transfer Counter state t

CAEN V1290N Periodic synchronization pulses are applied to V1290N spare input to identify counter periods Frequency must be at least 20kHz Lots of sync pulses! What we expect to time-tag is: - few thousands (up to 10k) pps “photon” pulses, - 20k sync pulses and - 1PPS from GPS our system can cope with it

PC Linux based PC is used to collect measurement results and store them to disk Maximum throughput of the system is about pulses per second when our software is running at high priority File size is 100MB maximum, therefore results of the measurement must be stored in several consecutive files PC hardware specifications: AMD Athlon(tm) XP 1700, 512MB memory

Hardware built CAEN 1290N requires NIM standard inputs: a 4 channel TTL to NIM translator was built, since this was faster than buying it CAEN 1290N requires positive differential ECL inputs for sync clock of 40MHz: a logic level translator was built for the same reason

Immediate plans We currently have some problems with the GPS 1PPS output: antenna? Old GPS? Warming? We need to introduce 1PPS sync pulses into CAEN 1290N no problem We need to include RS232 output from GPS (time stamp) into streamed file with CAEN 1290N measurement results to identify absolute time no problem Testing with better clock and GPS system