Institut für Computertechnik ICT Institute of Computer Technology 09.09.2015 1 Interaction of SystemC AMS Extensions with TLM 2.0 Markus Damm, Christoph.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

Chapter 13: I/O Systems I/O Hardware Application I/O Interface
Simics/SystemC Hybrid Virtual Platform A Case Study
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
Review of Topology and Access Techniques / Switching Concepts BSAD 141 Dave Novak Sources: Network+ Guide to Networks, Dean 2013.
CS 443 Advanced OS Fabián E. Bustamante, Spring 2005 Resource Containers: A new Facility for Resource Management in Server Systems G. Banga, P. Druschel,
OSCI TLM-2.0 The Transaction Level Modeling standard of the Open SystemC Initiative (OSCI)
Puneet Arora ESCUG, 09 Abstraction Levels in SoC Modelling.
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 13: I/O Systems I/O Hardware Application I/O Interface.
Module 3.4: Switching Circuit Switching Packet Switching K. Salah.
04/14/2008CSCI 315 Operating Systems Design1 I/O Systems Notice: The slides for this lecture have been largely based on those accompanying the textbook.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem.
Type System, March 12, Data Types and Behavioral Types Yuhong Xiong Edward A. Lee Department of Electrical Engineering and Computer Sciences University.
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne ©2005 Operating System Concepts – 7 th Edition, Jan 2, 2005 Chapter 13: I/O Systems I/O Hardware.
Improving IPC by Kernel Design Jochen Liedtke Presented by Ahmed Badran.
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
CSCI 4550/8556 Computer Networks Comer, Chapter 11: Extending LANs: Fiber Modems, Repeaters, Bridges and Switches.
USER LEVEL INTERPROCESS COMMUNICATION FOR SHARED MEMORY MULTIPROCESSORS Presented by Elakkiya Pandian CS 533 OPERATING SYSTEMS – SPRING 2011 Brian N. Bershad.
I/O Systems CS 3100 I/O Hardware1. I/O Hardware Incredible variety of I/O devices Common concepts ◦Port ◦Bus (daisy chain or shared direct access) ◦Controller.
Models of Computation for Embedded System Design Alvise Bonivento.
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 8: February 11, 2009 Dataflow.
5 th Biennial Ptolemy Miniconference Berkeley, CA, May 9, 2003 The Component Interaction Domain: Modeling Event-Driven and Demand- Driven Applications.
Rensselaer Polytechnic Institute CSC 432 – Operating Systems David Goldschmidt, Ph.D.
Department of Electrical Engineering and Computer Sciences University of California at Berkeley The Ptolemy II Framework for Visual Languages Xiaojun Liu.
Fundamentals of Python: From First Programs Through Data Structures
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
I/O Systems ◦ Operating Systems ◦ CS550. Note:  Based on Operating Systems Concepts by Silberschatz, Galvin, and Gagne  Strongly recommended to read.
CHAPTER 13: I/O SYSTEMS Overview Overview I/O Hardware I/O Hardware I/O API I/O API I/O Subsystem I/O Subsystem Transforming I/O Requests to Hardware Operations.
Voicu Groza, 2008 SITE, HARDWARE/SOFTWARE CODESIGN OF EMBEDDED SYSTEMS Hardware/Software Codesign of Embedded Systems Voicu Groza SITE Hall, Room.
1CADENCE DESIGN SYSTEMS, INC. Cadence Proposed Transaction Level Interface Enhancements for SCE-MI SEPTEMBER 11, 2003.
ITEC 502 컴퓨터 시스템 및 실습 Chapter 8-2: I/O Management (Review) Mi-Jung Choi DPNM Lab. Dept. of CSE, POSTECH.
I/O Systems I/O Hardware Application I/O Interface
SystemC: A Complete Digital System Modeling Language: A Case Study Reni Rambus Inc.
©Ian Sommerville 2000 Software Engineering, 6th edition. Chapter 10Slide 1 Architectural Design l Establishing the overall structure of a software system.
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
Presenter: Zong Ze-Huang Fast and Accurate Resource Conflict Simulation for Performance Analysis of Multi- Core Systems Stattelmann, S. ; Bringmann, O.
Sami Al-wakeel 1 Data Transmission and Computer Networks The Switching Networks.
Chapter 101 Multiprocessor and Real- Time Scheduling Chapter 10.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
9 February 2000CHEP2000 Paper 3681 CDF Data Handling: Resource Management and Tests E.Buckley-Geer, S.Lammel, F.Ratnikov, T.Watts Hardware and Resources.
Chapter 13: I/O Systems. 13.2/34 Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware.
C. André, J. Boucaron, A. Coadou, J. DeAntoni,
APPLY FUNCTIONAL MODELING TO CONSEQUENCE ANALYSIS IN SUPERVISION SYSTEMS Present by Xinxin Zhang 1 Morten Lind 1, Giulio Gola 2,
MODUS Project FP7- SME – , Eclipse Conference Toulouse, May 6 th 2013 Page 1 MODUS Project FP Methodology and Supporting Toolset Advancing.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem.
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne ©2005 Operating System Principles Chapter 13: I/O Systems I/O Hardware Application I/O Interface.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
Silberschatz, Galvin and Gagne  Operating System Concepts Six Step Process to Perform DMA Transfer.
File Systems cs550 Operating Systems David Monismith.
Royal Institute of Technology System Specification Fundamentals Axel Jantsch, Royal Institute of Technology Stockholm, Sweden.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 13: I/O Systems Overview I/O Hardware Application.
Introduction Contain two or more CPU share common memory and peripherals. Provide greater system throughput. Multiple processor executing simultaneous.
Silberschatz, Galvin, and Gagne  Applied Operating System Concepts Module 12: I/O Systems I/O hardwared Application I/O Interface Kernel I/O.
I/O Software CS 537 – Introduction to Operating Systems.
CS 5991 Presentation Ptolemy: A Framework For Simulating and Prototyping Heterogeneous Systems.
Data and Computer Communications 8 th and 9 th Edition by William Stallings Chapter 10 – Circuit Switching and Packet Switching.
Marilyn Wolf1 With contributions from:
Chapter 13: I/O Systems.
Module 12: I/O Systems I/O hardware Application I/O Interface
Chapter 13: I/O Systems Modified by Dr. Neerja Mhaskar for CS 3SH3.
Introduction to cosynthesis Rabi Mahapatra CSCE617
Operating System Concepts
13: I/O Systems I/O hardwared Application I/O Interface
CS703 - Advanced Operating Systems
Srinivas Aluri Jaimin Mehta
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
Jiong Ou1, Farooq Muhammad1, Christoph Grimm1 and Martin Barnasconi2
Module 12: I/O Systems I/O hardwared Application I/O Interface
Presentation transcript:

Institut für Computertechnik ICT Institute of Computer Technology Interaction of SystemC AMS Extensions with TLM 2.0 Markus Damm, Christoph Grimm Vienna University of Technology Martin Barnasconi NXP Semiconductors

Institut für Computertechnik SystemC TLMSystemC AMS Embedded AMS systems Tight interaction between AMS and digital HW/SW sub-systems Dedicated interfaces between analog and digital domain How should a TLM  AMS interface be defined? AMS-TLM interface

Institut für Computertechnik “TDF-Cluster“ SystemC AMS TDF A CD Timed DataFlow – Synchronous Dataflow with timing annotation Enables static scheduling – fast simulation of sampled analog signals at discrete time points Sampling period associated to token production/consumption B Sine-source Bit-source Modulation Environment Schedule: B A A C D…D 100x data rates e.g. sampling period of 2 ms here… …implies a samling period of 20  s here! 2 ms 20  s 2 ms 20  s

Institut für Computertechnik SystemC AMS – SystemC synchronization SystemC AMS has its own execution semantics and simulation time  synchronization needs! SystemC AMS provides converter ports which allows TDF modules to connect to usual SystemC Discrete Event signals. Accessing these ports triggers synchronization to SystemC kernel Note: SystemC AMS is temporally decoupled, similar to the TLM 2.0 loosely timed coding style! Note that t TDF  t DE always holds! If the data rate is > 1, the data token even “warp ahead“ t TDF !

Institut für Computertechnik Requirements for AMS-TLM interface Avoid “signal-level” interface (DE  TDF converter ports) between AMS and TLM avoid unnecessary kernel context switching maintain concept of “loosely coupled independent processes”: avoid strict timing synchronization between processes Create direct interface between AMS Timed Data Flow and TLM 2.0 Loosely-timed coding style maintain temporal decoupling for both engines efficient packing an unpacking of “analog samples” (data) in/from transactions Introduction of specialized converter modules / channels can be instantiated and configured by the user part of design refinement methodology

Institut für Computertechnik Basic idea of a generic TLM  TDF converter WRITE transaction data is streamed to TDF cluster directly Incoming TDF “samples” are passed to READ transactions The converter has to be part of the TDF-cluster Transactions mostly won’t come in regularly  We use buffers which are accessed via transactions The TDF cluster might run ahead too far in time  We need synchronization means! TLM  TDF converter TDF- CLUSTER TLM Interconnect output-buffer input-buffer dummy DE signal TDF sub mod ule TDF sub module DE  TDF converter port …and: what means “too far” exactly?

Institut für Computertechnik Implementation Our current conversion approach assumes loosely timed initiators Blocking interface, no backward path used Initiators may use temporal decoupling Issues: Transactions may arrive out of order (delays)  we need buffers which also keep timing information If a write-transaction has a delay annotation, the converter doesn’t know if the buffer has enough space by that time  we need a projected free buffer space concept TLM and TDF might warp ahead too much of each other  we need to trigger synchronization

Institut für Computertechnik TLM  TDF converter implementation TLM  TDF converter TDF- CLUSTER TLM Interconnect TDF sub module output-buffer The output buffer keeps the timestamp of the transaction the respective data was sent with (similar to payload event queue). If the TDF sub-module fires, it uses only data with a timestamp  the current SystemC AMS time If an incoming transaction has a delay > 0, a projected free buffer space is computed the transaction is returned with an error if the (projected) free buffer space is too small for the data Synchronization: buffer underrun WRITE-transactions 

Institut für Computertechnik TDF  TLM converter implementation TDF  TLM converter TDF- CLUSTER TLM Interconnect TDF sub module input-buffer If the TDF submodule fires, the incoming data token are copied into the input buffer (usual FIFO). We store only the timestamp of the oldest buffer token Transactions are annotated with an delay according to the timestamp of the youngest token returned If buffer holds not enough data for the read request, an error is returned Synchronization: buffer overflow READ-transactions 

Institut für Computertechnik Conclusion / future work Connecting TLM2 and SystemC AMS models makes sense regarding the design of mixed signals SoCs Efficient communication between AMS and digital HW/SW part Sophisticated synchronization TLM2 temporal decoupling processes can work well together with SystemC AMS statically scheduled TDF processes. The presented work is a technical feasibility analysis, more groundwork has to be done. Study Approximately-timed initiators and converter channels Apply methods to Real-life demonstrator

Institut für Computertechnik Thank you for your attention! Your: questions comments ideas objections