1 2004. 12. 7 Prof. JunDong Cho VADA Lab. Project.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Lecture 0. Course Introduction Prof. Taeweon Suh Computer Science Education Korea University ECM553 Special Topics in Computer Science 1.
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
Developing Video Applications on Xilinx FPGAs
1 2015/5/18 Digital Signal Processor /5/18 Analog to Digital Shift.
Real-Time Video Analysis on an Embedded Smart Camera for Traffic Surveillance Presenter: Yu-Wei Fan.
Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.
Introduction to Embedded System 成功大學資訊工程系 陳 培 殷 嵌入式系統概論.
Configurable System-on-Chip: Xilinx EDK
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor:
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
CSE1301 Computer Programming: Lecture 1 Computer Systems Overview Joselito (Joey) Chua
Virtual Architecture For Partially Reconfigurable Embedded Systems (VAPRES) Architecture for creating partially reconfigurable embedded systems Module.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
The Wireless Router D-Link DIR-601. Components Capacitors Ethernet Connections 5V DC Power LED Internet LED Wireless LED Ethernet LED’s Antenna wire Isolation.
© 2009 Acehub Vista Sdn. Bhd Introduction to ARM ® Processors.
HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.
HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.
Raghu Machiraju Slides: Courtesy - Prof. Huamin Wang, CSE, OSU
CERN CMS Project Host / SD Card Configuration Data Access Dave Ojika Alex Madorsky Dr. Darin Acosta Dr. Ivan Furic.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
A Flexible Architecture for Simulation and Testing (FAST) Multiprocessor Systems John D. Davis, Lance Hammond, Kunle Olukotun Computer Systems Lab Stanford.
FreeBSD/arm on the Atmel AT91RM9200 Warner Losh Timing Solutions, Inc BSDcan 2006 May 12, 2006 Experiences.
TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Final A Presentation By: Vova Menis-Lurie Sonia Gershkovich.
Mobile Handset Hardware Architecture
UCT Software-Defined Radio Research Group
Beagleboard and Friends Nathan Gough. Hardware – OMAP3  Based around Texas Instruments OMAP3530 “Applications Processor”  OMAP3 Platform:  Arm Cortex-A8.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
SIP / H.323 / IAX telephone customization 3 rd term presentation Brendan Marlborough Supervisor: Alfredo Terzoli.
2006 Chapter-1 L2: "Embedded Systems - Architecture, Programming and Design", Raj Kamal, Publs.: McGraw-Hill, Inc. 1 Introduction to Embedded Systems –
0 Embedded Real-Time System Leader JBOSN RTOS : 선택이 아닌 필수 Network Camera Controller S65K Series.
SOC Consortium Course Material ASIC Logic National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
02/2008 MATRIX VISION GmbH 1 Presentation The intelligent camera and Image processing sensor.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
The integrated Development of Embedded linux and SOC IP
A DSP-Based Platform for Wireless Video Compression Patrick Murphy, Vinay Bharadwaj, Erik Welsh & J. Patrick Frantz Rice University November 18, 2002.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Micro processor and Micro Controllers
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
VLSI DESIGN CONFERENCE 1998 TUTORIAL Embedded System Design and Validation: Building Systems from IC cores to Chips Rajesh Gupta University of California,
Analysis of Verification System using SoC Platform Communication Circuit & System Design Lab., Dept. of Computer and Communication Engineering, Chungbuk.
Mahapatra-Texas A&M-Fall'001 How to plan on project work? An attempt to consolidate your thought to gear up project activities.
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
A Hardware Based Cluster Control and Management System Ralf Panse Kirchhoff Institute of Physics.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Sungkyunkwan University Multimedia Networking Lab.1 An Architectural Design of Mobile Health-Care System using Wireless Sensor Networks Chunsoo Ahn, Jeong-Yong.
Jason Li Jeremy Fowers 1. Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System Michalis D. Galanis, Gregory.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
Reconfigurable Computing: HPC Network Aspects Mitch Sukalski (8961) David Thompson (8963) Craig Ulmer (8963) Pete Dean R&D Seminar December.
CPU/BIOS/BUS CES Industries, Inc. Lesson 8.  Brain of the computer  It is a “Logical Child, that is brain dead”  It can only run programs, and follow.
Lecture 7: Overview Microprocessors / microcontrollers.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
Real Time Systems Lab. rtlab.knu.ac.kr Progress Report Kim Jung Kil.
DaVinci Overview (features and programming) Kim dong hyouk.
IMAGE COMPRESSION AND DECOMPRESSION USING ARM9 SYSTEM Under the guidance of Mrs. B. SATYA SRI DEVI,M.Tech, Assistant Professor By V. KUSUMA KUMARI Roll.
HPEC 2003 Linear Algebra Processor using FPGA Jeremy Johnson, Prawat Nagvajara, Chika Nwankpa Drexel University.
Hands On SoC FPGA Design
CA Final Project – Multithreaded Processor with IPC Interface
Digital Signal Processor
Figure 1 PC Emulation System Display Memory [Embedded SOC Software]
Speaker: Tian-Sheuan Chang July, 2004
Presentation transcript:

Prof. JunDong Cho VADA Lab. Project

2 Multi-Processor System On a Chip Platform  System Function  H/W & S/W Co-Design Platform Architecture Co-Design with Heterogeneous Components (ARM9, Teak DSP, FPGA)  DVB-T Performance Measurement.  H/W & S/W Performance measurement Method Development.  ARM + DSP + AMBA Bus + Communication Interface  H/W & S/W Co-Simulation with Mento Seamless Tool

3 DVB-T Receiver System Implementation  System Spec. DSP  Texas Instrument’s TMSC320C6701 DSP  166 MHz clock, (166 MIPS, 1.0 GFlops peak)  32 bits floating-point architecture/ addressing FPGA : XILINX Virtex XC2V6000 Memory : 16MB SDRAM, 256kB SBSRAM

4 Cryptography Accelerated Board & Chip  Feature (Board) PCI master/target interface MPC860 32bit CPU Co-Design. 1,000,000 gate FPGA Feature (Chip) Library : Hynix 0.25um Area : 200,000gate Operation Freq. : 100MHz

5 PCMCIA Card Type CableCard Prototype  System Function OOB Processor, Copy Protection System Conditional Access System PCMCIA Interface ARM926T Processor.

6 Mobile HomeCare System  System Spec. Intel Xscale PXA255 processor (400MHz) 16MB Flash, 32MB SDRAM Embedded Linux (2.4.18) 10Mbps wired ethernet, 11Mbps WLAN Jaurus PDA (Linux based)  Data flow (Gluco data) Gluco Meter -> RS232 -> WMI Board -> AP -> PDA PDA -> AP -> RMC Server

7 3D Image Processor Prototype Board  System Spec. FPGA : Xilinx 6,000,000gate SDRAM : 64MB*4, 16MB*2 USB2.0 Interface CMOS Image Sensor : 500F/S  Operation flow 1. CMOS Image Sensor 2.500Frame SDRAM store Frame 3D processing & 500Frame store Frame Transfer to PC

8 VADA Lab. Hardware IP List  Communication Core  CDMA2000 Low Power Error Correction Codec  IS95 CDMA Searcher Core  Low Power Equalizer/FFT  DVB-T Core  Multimedia Core  MPEG-2 Motion Estimation Core  MPEG-2 DCT Core  CCD Sensor Interface Core.  Cryptography Algorithm HW Core  DES, SEED, RC4, RSA, ECC, SHA1, MD5,

9 VADA Lab. Hardware IP List  Computer Peripheral Core  PCI Master/Slave Interface Core.  MPC860/AMR Processor Control Core.  SDRAM/SRAM Memory Interface.  PCMCIA Interface Core.  I2C Interface Core.  Core Control SW  ARM9 Device Driver.  PCI Master/Target Device Driver.