Flow sensor circuitry Eduard Stikvoort 00/1A The work was done in Philips Reaearch Eindhoven.

Slides:



Advertisements
Similar presentations
Analog Basics Workshop RFI/EMI Rejection
Advertisements

Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
RF Circuit Design Chris Fuller /7/2012.
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
4. OPERATIONAL AMPLIFIERS CIRCUITS by Ulaby & Maharbiz.
A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
Fall 2002EECS150 - Lec02-CMOS Page 1 EECS150 - Digital Design Lecture 2 - CMOS August 27, 2003 by Mustafa Ergen Lecture Notes: John Wawrzynek.
A CMOS Front-end Amplifier Dedicated to Monitor Very Low Amplitude Signals from Implantable Sensors ECEN 5007 Mixed Signal Circuit Design Sandra Johnson.
EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan.
Spring 2002EECS150 - Lec02-CMOS Page 1 EECS150 - Digital Design Lecture 2 - CMOS January 24, 2002 John Wawrzynek.
Die-Hard SRAM Design Using Per-Column Timing Tracking
1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.
San Jose State University Department of Electrical Engineering 4-BIT SERIAL TO PARALLEL CONVERTER EE 166, CMOS DIGITAL INTEGRATED CIRCUIT FINAL PROJECT.
FUNCTIONAL OVERVIEW Design a synchronous 4-bit up and down counter Operates at 25MHz on the positive edge of the clock Designed to drive a 10pF capacitive.
FAN5098 Two Phase Interleaved Synchronous Buck Converter
Introduction to Op Amps
Chapter 16 CMOS Amplifiers
Ultra-Low Power On-Chip Differential Interconnects Using High-Resolution Comparator Hao Liu and Chung-Kuan Cheng University of California, San Diego 10/22/2012.
Announcements Assignment 6 due on Friday Project ideas due today
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
IC Voltage Regulator.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
1 Review Of “A 125 MHz Burst-Mode Flexible Read While Write 256Mbit 2b/c 1.8V NOR Flash Memory” Adopted From: “ISSCC 2005 / SESSION 2 / NON-VOLATILE MEMORY.
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
Mixed Signal Chip LAB.Kyoung Tae Kang Dynamic Offset Cancellation Technique KyoungTae Kang, Kyusun Choi CSE598A/EE597G Spring 2006.
DTMF BASED MOBILE CONTROLLED ROBOT PROJECT REVIEW TEAM 1-SRISRUTHI.S,SUSMITHA ROS,NITIN BHARATTWAJ, VISHAL KUMAR.P.M.
Power Management for Nanopower Sensor Applications Michael Seeman EE 241 Final Project Spring 2005 UC Berkeley.
1 Successive Approximation Analog-to- Digital Conversion at Video Rates 指導教授 :汪輝明 學 生:陳柏宏.
ECG Monitor Objective o Provide users an economical ECG monitoring device o Raise awareness to the importance of a healthy heart and living o Allow doctors.
Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Mar. 14th, 2006 EE597G Presentation:
PH4705/ET4305: Sample & Hold Measurement system often can’t keep pace with changing input signal particularly where a conversion into a digital signal.
Ginsburg/Ogunnika Final Presentation1 Adjustable Linear Range Operational Transconductance Amplifier with Noise Compensation Overall topology –Basic.
School of Computer and Communication Engineering, UniMAP Mohd ridzuan mohd nor DKT 122/3 - DIGITAL SYSTEM I Chapter.
Analog to Digital Converters
RD53 Analog IP blocks WG : developments and plans at CPPM M. Barbero, L. Gallin Martel (LPSC), Dzahini (LPSC), D. Fougeron, R. Gaglione (LAPP), F. Gensolen,
FSS Review 28 th August Overview of what I’ve worked on… Stabilising voltage supply 0-200V with a Peltier Cooler Shield rubidium vapour cell from.
Low Power, High-Throughput AD Converters
Low Power, High-Throughput AD Converters
Presented by : GROUP 1 Associates: Ajeet Kumar Pooja Raikar Sangamesha J M Utkarsh Kumar Viresh Mathad.
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Digital-to-Analog Analog-to-Digital Week 10. Data Handling Systems  Both data about the physical world and control signals sent to interact with the.
Digital Logic & Design Dr.Waseem Ikram Lecture 44.
CMOS Analog Design Using All-Region MOSFET Modeling
Low Power, High-Throughput AD Converters
Deep Touch Pressure Abdomen Belt Group 32 Kevin Rathbun & Luke Fleming & Chang-O Pyo ECE 445 Senior Design April 28, 2015.
TITLE: 555 Timer OM INSTITUTE OF TECHNOLOGY Subject: Analog Electronics ( ) Semester: 03 Prepared By:
A Wireless Local Area Network by Raymond Woodward.
ECE445: Senior Design Spring 2015 Team 17: Weather Jukebox Sang Yun Bang, Thomas Fedrigon, Shanda Lu.
- TMS - Temperature Monitoring System in Topix Olave Jonhatan INFN section of Turin and Politecnico P PANDA Collaboration Meeting December 9 th
Operational amplifier
Arduino Based Industrial appliances control system by decoding dual tone multi frequency signals on GSM / CDMA network. Submitted by:
Day 2 I_DC RFin RFout Bias De-coupling Circuit Lab5: Device Biasing.
R&D activity dedicated to the VFE of the Si-W Ecal
High Current V-I Circuits
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
Simple ADC structures.
Simple ADC structures.
BESIII EMC electronics
Turning photons into bits in the cold
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
Presentation transcript:

Flow sensor circuitry Eduard Stikvoort 00/1A The work was done in Philips Reaearch Eindhoven

1.0 Overview 01/1A 1 Introduction 2 Amplifiers 3 A/D 4 Comparator 5 Test ICs 6 Discussion 7 Conclusions

1.1 Introduction 02/1A - wireless flowsensor for infuse pumps - sensor heats the liquid (e.g. 1 degree) and measures temperature difference - output of the sensor is a few mV - powered by incoming E.M. field - output data transmitted IC process: 0.18 um CMOS

1.2 Overview flow sensor 03/1A

2.0 Amplifiers 04/1A

2.1 Switched Cap. amplifier 05/1A OTA

2.2 Two-phase operation 06/1A

2.3 OTA circuit 07/1A bias current 0.7 uA

2.4 Simulation results S.C. Amp. 08/1A simulated input, output and clock

2.5 IC-output buffer 09/1A for driving off chip load oscilloscope + cable e.g. 50 pF Bias current 150 uA MHz in 68 pF

0A/1A simulated frequency response off-chip output (load = 68 pF) 2.6 Simulation IC-output buffer

3.0 A/D 0B/1A cold side capacitors to ground or regulated supply comparator input to Vstab/2 = Vref input sampled in capacitor bank (MSB=1, other bits 0)

3.1 A/D input range 0C/1A

3.2 A/D timing diagram 0D/1A

3.3 Thermometer coding 3 MSB's 0E/1A - improves linearity when segments spread

4.0 Comparator circuit 0F/1A comparator output latch input stage NOR flipflop Clad

4.1 Comparator simulations 10/1A input, output and clocknot output changes with delayed clocknot

5.0 Test ICs 11/1A - input amplifier - 1x amplifier, IC-output Amp. - comparator - A/D

5.1 Test IC with first amplifier 12/1A

5.2 Layout of amplifier IC 13/1A

5.3 Test IC with 1x amplifier 14/1A IC ouput buffer output + 1x S.C. Amp.

5.4 Test IC with comparator 15/1A

5.5 Test IC with A/D 16/1A

5.6 A/D test IC 17/1A supplies: - stabilised - digital - for I/O one ground MIM capacitors (M5/M6, M4 shield) on top of the circuit

6 Discussion 18/1A - signal path was presented, other parts were not (clock oscillator, timing, modulator, supply, stabiliser, transmitter) - adjustable gain for uncertenty of sensor sensitivity - 2 switched cap. amplifiers (gain of the OTA) - gates of the SAR directly drive the bit capacitors - standard logic not used for less dissipation

7 Conclusions 19/1A - test ICs for a wireless flow sensor - switched capacitor amplifiers, latched comparator - 10 bits A/D - test ICs have home-made analogue IC-ouput, standard digital I/O