Uniform Reconfigurable Processing Module for Design and Manufacturing Integration V. Kirischian, S. Zhelnokov, P.W. Chun, L. Kirischian and V. Geurkov.

Slides:



Advertisements
Similar presentations
Optimization of Parallel Task Execution on the Adaptive Reconfigurable Group Organized Computing System Presenter: Lev Kirischian Department of Electrical.
Advertisements

FPGA (Field Programmable Gate Array)
Hao wang and Jyh-Charn (Steve) Liu
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Reprogrammable Hardware used in future Patient-Centric eHealth Tools Authors: Årsand E a, Hartvigsen G a, b a Norwegian Centre for Telemedicine, University.
Lecture 7 FPGA technology. 2 Implementation Platform Comparison.
1 Reconfigurable Hardware Thomas Polzer Overview Definition Definition Methods Methods Devices Devices Applications Applications Problems Problems.
FAULT TOLERANCE IN FPGA BASED SPACE-BORNE COMPUTING SYSTEMS Niharika Chatla Vibhav Kundalia
Course-Grained Reconfigurable Devices. 2 Dataflow Machines General Structure:  ALU-computing elements,  Programmable interconnections,  I/O components.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
Configurable System-on-Chip: Xilinx EDK
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.
Distributed Systems: Client/Server Computing
National Institute Of Science & Technology Fieldbus Architecture in Industrial Automation Biswa Bhusan Das # EI Technical Semester presentation.
CECS 474 Computer Network Interoperability Tracy Bradley Maples, Ph.D. Computer Engineering & Computer Science Cal ifornia State University, Long Beach.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Bitstream Relocation with Local Clock Domains for Partially Reconfigurable FPGAs Adam Flynn, Ann Gordon-Ross, Alan D. George NSF Center for High-Performance.
Building an Application Server for Home Network based on Android Platform Yi-hsien Liao Supervised by : Dr. Chao-huang Wei Department of Electrical Engineering.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
General FPGA Architecture Field Programmable Gate Array.
Computer maintenance chapters 1-7 review By Benjamin Houlton.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Benefits of Partial Reconfiguration Reducing the size of the FPGA device required to implement a given function, with consequent reductions in cost and.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Developing PC-Based Automobile Diagnostic System Based on OBD System Authors : Hu Jie, Yan Fuwu, Tian Jing, Wang Pan, Cao Kai School of Automotive Engineer.
Department of Computer Science and Engineering Applied Research Laboratory A TCP/IP Based Multi-Device Programming Circuit David V. Schuehler – Harvey.
GBT Interface Card for a Linux Computer Carson Teale 1.
J. Christiansen, CERN - EP/MIC
The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.
Unit 5 CONTROL CENTERS AND POWER SYSTEM SECURITY.
CCNA 2 Week 1 Routers and WANs. Copyright © 2005 University of Bolton Welcome Back! CCNA 2 deals with routed networks You will learn how to configure.
Embedding Constraint Satisfaction using Parallel Soft-Core Processors on FPGAs Prasad Subramanian, Brandon Eames, Department of Electrical Engineering,
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
Operating Systems David Goldschmidt, Ph.D. Computer Science The College of Saint Rose CIS 432.
A Software Solution for the Control, Acquisition, and Storage of CAPTAN Network Topologies Ryan Rivera, Marcos Turqueti, Alan Prosser, Simon Kwan Electronic.
Network Enabled Wearable Sensors The Combined Research Curriculum Development (CRCD) project works with the Virtual Reality Applications Center (VRAC)
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Performed by: Guy Assedou Ofir Shimon Instructor: Yaniv Ben-Yitzhak המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
Abstract A Structured Approach for Modular Design: A Plug and Play Middleware for Sensory Modules, Actuation Platforms, Task Descriptions and Implementations.
Lecture 11: FPGA-Based System Design October 18, 2004 ECE 697F Reconfigurable Computing Lecture 11 FPGA-Based System Design.
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
New product introduction:
An Overview of Support of Small Embedded Systems with Some Recommendations Controls Working Group April 14, 2004 T. Meyer, D. Peterson.
HOME AUTOMATION USING PC DONE BY RAJESHKUMAR S SRI HARSHA D.
Industrial Automation and Robotics
SEMINAR ON P.L.C. SUBMITTED BY HRIDAY MUKHERJEE AMIT DEBNATH SOMNATH SHIL
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
Seminar on "PLC” (Programmable Logic Controller)
BATCH MEMBERS R.ABHISHEK-08N41A0401 K.DHEERAJ REDDY-08N41A0412 S.RAJENDRA REDDY-08N41A0458 JYOTHISHMATHI COLLEGE OF ENGINEERING AND TECHNOLOGY,TURKAPALLY.
Network Troubleshooting CT NWT NameTP No. Gan Pei ShanTP Tan Ming FattTP Elamparithi A/L ThuraisamyTP Tan Ken SingTP
System on a Programmable Chip (System on a Reprogrammable Chip)
Programmable Logic Devices
How SCADA Systems Work?.
Session III Architecture of PLC
Programmable Logic Controllers (PLCs) An Overview.
Embedded systems, Lab 1: notes
NetFPGA - an open network development platform
FPGA’s 9/22/08.
Presentation transcript:

Uniform Reconfigurable Processing Module for Design and Manufacturing Integration V. Kirischian, S. Zhelnokov, P.W. Chun, L. Kirischian and V. Geurkov Presenter: Lev Kirischian, Ph.D., P.Eng. Embedded and Reconfigurable Systems Laboratory Department of Electrical and Computer Engineering RYERSON University, Toronto 2005 V. Kirischian, S. Zhelnokov, P.W. Chun, L. Kirischian and V. Geurkov Presenter: Lev Kirischian, Ph.D., P.Eng. Embedded and Reconfigurable Systems Laboratory Department of Electrical and Computer Engineering RYERSON University, Toronto 2005

Reconfigurable Manufacturing Systems (RMS) The US National Science Foundation (NSF) has identified RMS as the new paradigm for future development of intelligent manufacturing systems The US National Science Foundation (NSF) has identified RMS as the new paradigm for future development of intelligent manufacturing systems RMS consists of different components: RMS consists of different components: design systems, machines, controls, production lines, inventory and transportation sub-systems, etc. design systems, machines, controls, production lines, inventory and transportation sub-systems, etc. RMS components can be rapidly adjusted for the product demand fluctuation and technology changing by reconfiguration of the components functionality and links between components. RMS components can be rapidly adjusted for the product demand fluctuation and technology changing by reconfiguration of the components functionality and links between components.

Computer Integrated Manufacturing (CIM): General Approach Machine Sensors Actuators Machine Controller (e.g. PLC, CNC, etc.) Remote Design E-maintenance Centre Internet Shop-Floor LAN Server

Limitations of PC based CIM PC-platform plays the role of the uniform information processing and LAN / WAN communication center in existing CIMs PC-platform plays the role of the uniform information processing and LAN / WAN communication center in existing CIMs PC-platform cannot provide real-time control and thus needs to be interfaced to machine-specific real-time controller (e.g. PLC, CNC, etc.) PC-platform cannot provide real-time control and thus needs to be interfaced to machine-specific real-time controller (e.g. PLC, CNC, etc.) PC-platform allows upgrading only software components via Internet but cannot upgrade or repair hardware remotely. PC-platform allows upgrading only software components via Internet but cannot upgrade or repair hardware remotely.

FPGA: Field Programmable Gate Array CLB-Slices: Configurable Logic Block units CLB-Slices: Configurable Logic Block units LVDS I/O: Low Voltage Differential Signal Input / Output LVDS I/O: Low Voltage Differential Signal Input / Output o Giga-bit Transceiver Giga-bit Transceiver Global on-Chip Routing Lines LVDS I/O Ports LVDS I/O Ports Embedded Power-PC CLB Slices CLB Slices CLB Slices CLB Slices CLB Slices CLB Slices Embedded Memory Embedded Memory Field of On-Chip Logic, Memory & Communication Resources Configuration Static Memory: Creates links between on-chip components Programs logic functions into CLB slides Loads programs to the Embedded Power-PC Configuration Controller

Concept of URPM: FPGA-based Uniform Reconfigurable Processing Module URPM hardware architecture is programmable form the external source but not fixed as it is in the existing Controllers (e.g. PLC) URPM hardware architecture is programmable form the external source but not fixed as it is in the existing Controllers (e.g. PLC) URPM computing circuits are internally interfaced with the embedded PC-core instead of external PC-interface usual for existing Controllers (e.g. PLC) URPM computing circuits are internally interfaced with the embedded PC-core instead of external PC-interface usual for existing Controllers (e.g. PLC) URPM creates LAN using multiple on-chip transceivers instead of conventional shop-floor LAN where multiple Controllers are connected to the shared media LAN (e.g. MODBUS) URPM creates LAN using multiple on-chip transceivers instead of conventional shop-floor LAN where multiple Controllers are connected to the shared media LAN (e.g. MODBUS) URPM incorporates on-chip data-acquisition, processing, data storage and network communication functions instead of distribution the above functions between different units (e.g. PLC) URPM incorporates on-chip data-acquisition, processing, data storage and network communication functions instead of distribution the above functions between different units (e.g. PLC) URPM hardware architecture is programmable form the external source but not fixed as it is in the existing Controllers (e.g. PLC) URPM hardware architecture is programmable form the external source but not fixed as it is in the existing Controllers (e.g. PLC) URPM computing circuits are internally interfaced with the embedded PC-core instead of external PC-interface usual for existing Controllers (e.g. PLC) URPM computing circuits are internally interfaced with the embedded PC-core instead of external PC-interface usual for existing Controllers (e.g. PLC) URPM creates LAN using multiple on-chip transceivers instead of conventional shop-floor LAN where multiple Controllers are connected to the shared media LAN (e.g. MODBUS) URPM creates LAN using multiple on-chip transceivers instead of conventional shop-floor LAN where multiple Controllers are connected to the shared media LAN (e.g. MODBUS) URPM incorporates on-chip data-acquisition, processing, data storage and network communication functions instead of distribution the above functions between different units (e.g. PLC) URPM incorporates on-chip data-acquisition, processing, data storage and network communication functions instead of distribution the above functions between different units (e.g. PLC)

URPM based Information Processing System

Advantages of the URPM Concept: System-to-Process Adaptation Rapid adaptation of control, data-acquisition and communication functions to the updated manufacturing process by reconfiguration of hardware resources and reprogramming embedded PC-core in the URPM. Rapid adaptation of control, data-acquisition and communication functions to the updated manufacturing process by reconfiguration of hardware resources and reprogramming embedded PC-core in the URPM. Hardware / software modifications (data-processors, interfaces, communication protocols, process controllers, etc.) may be done remotely via multi-gigabit network. Hardware / software modifications (data-processors, interfaces, communication protocols, process controllers, etc.) may be done remotely via multi-gigabit network. Rapid adjustment of each element, sub-system and complete Reconfigurable Manufacturing System to the new or modified manufacturing process using direct access from the Design Centre to each URPM Rapid adjustment of each element, sub-system and complete Reconfigurable Manufacturing System to the new or modified manufacturing process using direct access from the Design Centre to each URPM

Advantages of the URPM Concept: E-maintenance and E-repair Remote troubleshooting, repair or run-time upgrade of hardware components inside the URPM without interruption of the rest of processes running in the URPM. Remote troubleshooting, repair or run-time upgrade of hardware components inside the URPM without interruption of the rest of processes running in the URPM. Ability for self-restoration of faulty functions by self-repair of hardware faults caused by radiation effects, wafer corruption or hidden manufacturing defects in the FPGA Ability for self-restoration of faulty functions by self-repair of hardware faults caused by radiation effects, wafer corruption or hidden manufacturing defects in the FPGA

Architecture of Uniform Reconfigurable Processing Module (URPM)

URPM: Major Components Reconfigurable Field of Operating Resources Reconfigurable Field of Operating Resources Reconfigurable Field of Memory Resources Reconfigurable Field of Memory Resources Reprogrammable Soft-Core Memory Reprogrammable Soft-Core Memory Real-Time Operating System Real-Time Operating System Reprogrammable Controller-Loader Reprogrammable Controller-Loader Reconfigurable Input / Output Interface Reconfigurable Input / Output Interface Network interface Network interface

Core1 Virtual Bus SkSiSn I/OS1S2 Data in #1 Data in #2 Data out Core 2 Optimization of Resources in URPM: Spatial Partitioning Data out

Optimization of Resources in URPM: Temporal Partitioning S i – statements of Data Flaw Graph of a Process S i – statements of Data Flaw Graph of a Process RSi – Period of configuration of FPGA resources for the statement S i RSi – Period of configuration of FPGA resources for the statement S i DFG: Data- Flow Graph Data-Frame Processing Schedule

Implementation: URPM coupled with PCI-Interface Card for Mini-RMS Xilinx Virtex II FPGA LVDS I/O Port LVTTL Control Static Memory Controller-Loader URPM PCI-Interface Card

CONCLUSIONCONCLUSION URPM approach improves the effectiveness of Reconfigurable Manufacturing System by: URPM approach improves the effectiveness of Reconfigurable Manufacturing System by: Unification of the Information processing modules Unification of the Information processing modules On-chip integration of data-acquisition, processing, memory, and network functions On-chip integration of data-acquisition, processing, memory, and network functions Upgrade of software and hardware components via high-bandwidth network Upgrade of software and hardware components via high-bandwidth network Optimization of resources using spatial and temporal partitioning of the FPGA micro-architecture Optimization of resources using spatial and temporal partitioning of the FPGA micro-architecture Remote troubleshooting and repair of hardware at any level of Information Processing System Remote troubleshooting and repair of hardware at any level of Information Processing System

Thank You