1 8 MEMS Packaging Ken Gilleo PhD ET-Trends LLC 2 Packaging Classification 1.Package discrete MEMS device (non-WLP) 2.Partial WLP; pre-packaging; e.g.

Slides:



Advertisements
Similar presentations
with Reworkable Wafer-Level Underfill
Advertisements

MEMS PACKAGING & ASSEMBLY ISSUES
Assembly and Packaging TWG
July 14, 2010 San Francisco, California Marriott Hotel Assembly and Packaging.
Pentti Karioja, VTT Technical Research Centre of Finland
Manufacturing, Engineering & Technology, Fifth Edition, by Serope Kalpakjian and Steven R. Schmid. ISBN © 2006 Pearson Education, Inc.,
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
BTEC First Engineering
Wafer Level Packaging: A Foundry Perspective
Inert Atmosphere Systems in OLED Research and Fabrication Copyright, 1996 © Dale Carnegie & Associates, Inc.
Oct 2011ECS Boston 220 Miniaturisation and Integration of a Cantilever based Photoacoustic Sensor into Micro Micromachined Device M.F. Bain 1, N. Mitchell.
MICROFLEX S Beeby, J Tudor, University of Southampton Introduction to MEMS What is MEMS? What do MEMS devices look like? What can they do? How do we make.
Chapter 15: Fundamentals of Sealing and Encapsulation
Packaging ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 8, 2004.
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
Integrated Circuits (ICs)
Chapter 14: Fundamentals of Microelectromechanical Systems
Electronics Manufacturing Processes Manufacture of Electronics Components Manufacture of Printed Circuit Boards (PCB’s) Assembly of components on PCB’s.
FUNDAMENTALS OF MULTICHIP PACKAGING
IMEC - INTEC Department of Information Technology WAVEGUIDES IN BOARDS BASED ON ORMOCER  s
Interconnection in IC Assembly
PCB design and fabrication Lin Zhong ELEC424, Fall 2010.
Bulk MEMS 2013, Part 2
General Semiconductor Packaging Process Flow
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
The Role of Packaging in Microelectronics
Connectors 13/03/2013Collaboration meeting CERN - CSEM1.
Chip Carrier Package as an Alternative for Known Good Die
1 5 Packaging Intro Ken Gilleo PhD ET-Trends LLC 44%
Chapter 10 Fundamentals of Wafer-Level Packaging Jason Mucilli Vincent Wu October 1, 2007.
Status and outlook of the Medipix3 TSV project
1/20 Passive components and circuits - CCP Lecture 13.
Nano Technology for Microelectronics Packaging
[1] National Institute of Science & Technology TECHNICAL SEMINAR PRESENTATION DILLIP KUMAR KONHAR EI POLYMER ON CHIP Under the guidance of Mr.
1 9 MEMS Commercial Packages, Materials, and Equipment Ken Gilleo PhD ET-Trends LLC 84%
Comparison of various TSV technology
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1 Absolute Pressure Sensors Z. Celik-Butler, D. Butler and M. Chitteboyina Nanotechnology Research and Teaching Facility University of Texas at Arlington.
1 10 MEMS Products & Case Histories Ken Gilleo PhD ET-Trends LLC 92%
IPod analyses Paul, Ethan, Niels. Casing: Plastic cover Dual injection molding ▫White cover ▫Transparant layer on top of this Advantages ▫Lower part cost.
Tezzaron Semiconductor 04/27/2015 New Trends in Advanced 3D Vertical Interconnect Technology 1.
Chip Lid Molding ENGR Pre Lab. Micro-fabrication  How can we produce devices on a very small scale ?  e.g. Device dimensions 10 nm – 400 µm.
1 3 MEMS FABRICATION Ken Gilleo PhD ET-Trends LLC 24%
11/8/ Microplasma Optical Emission Spectrometer (MOES) on a chip SFR Workshop November 8, 2000 Michiel Krüger, David Hsu, Scott Eitapence, K. Poolla,
Dual Chip Wafer Level CSP with Sintering Paste LGA
JY/11/15/99 MTC Optically flat arrays of micromirrors June Yu James A. Folta William Cowan (AFRL) to improve the mirror surface quality and optical fill-factor.
Interconnection in IC Assembly
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
2007 ACES Workshop, CERN, 2011 March 10th 1 David HENRY CEA-LETI-Minatec ACES 2011 – CERN – Advanced Packaging in LETI.
IV-LIGA Fall 2013 Prof. Marc Madou MSTB 120. LIGA  1st electroforming: –X-ray exposure (irradiation) –Developing –electroforming for final metal product.
BALL GRID ARRAYS by KRISHNA TEJA KARIDI
PCB Design Overview Lecture 11
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
MICROCHANNEL DESIGN ISSUES Susan Beatty Anne Samuel Kunal Thaker.
1ICC Proprietary MEMS DEVICE WAFER LEVEL PACKAGING TECHNICAL PRESENTATION Customer Device Wafer.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Newest Micropackaging Concepts Including MEMS & Photonics
Electronic Pack….. Chapter 2 Slide 1 Chapter 2: Technologies for Electronics - Overview.
GTK Controls and Safety Thermal results with the ceramic heater Kaitlin Howell, Georg Nüßle, Paolo Petagna,
LIGA Dr. Marc Madou, Fall 2009 UCI, Fall 2012 Class 11 An eye catching example of the MEMS technology. The ant holds a Ni gear in its claw, where the Ni.
Integrated Circuits.
MEMS, Fabrication Cody Laudenbach.
Electronics Manufacturing Processes
MEMS Two-Phase Vapor Escape Heat Exchanger
MEMS TECHNOLOGY.
Memscap - A publicly traded MEMS company
LPKF Laser Direct Structuring System
Interconnection in IC Assembly
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Presentation transcript:

1 8 MEMS Packaging Ken Gilleo PhD ET-Trends LLC

2 Packaging Classification 1.Package discrete MEMS device (non-WLP) 2.Partial WLP; pre-packaging; e.g. capping 3.Total WLP  Bond protective wafers with vias  Bond protective wafers with vias in MEMS  Integrated package with 2 nd -level connectors

3 Hermetic Packaging Metal Ceramic Combinations Plastic has not “proven” hermeticity – passing leak test is not enough; Result is generally a Near-Hermetic Package (NHP)

4 OPENINSERTFILL Plastic Conductor Insert Plastic Molded Package Metal Lead Fame (MLF) Thermoplastic Quantum Leap Packaging RJR Polymers

5 PCB Fabricated Enclosures Fabricated PCB substrate; BGA, QFN Add walls; various methods used Die attach & wire bond chip (s) Seal lid Singulate Used for non-hermetic MEMS such as microphones Knowles Electronics

6 Ported Flip Chip BGA Encapsulant MEMS FLIP CHIP Light pipe or gas access Underfill Dam Selective; semipermeable membrane, etc.

7 WLP Processes Wafer preparation  MEMS release step  Coat (polymer), treat; anti-stiction, other Wafer bonding  Apply adhesive if required  Bond Singulation; cap, MEMS, both Secondary packaging if required Test

8 Partial WLP: Pre-Packaging Form package components  Caps in wafer  Couplings, fittings, ports, or none Assemble  Place sub-components  Wafer bonding Move to final packaging process  Capped wafer is transportable  Packaging foundry may handle Popular for inertial sensors; accelerometers, gyro.

9 MEMS Wafer Cap Printed Adhesive Walls or use etched features Wafer-Level Capping (1) Print Adhesive (2) Bond (3) Singulate ; may be complex

10 WL “Cap & Mold” 2. Attach & bond device 1. Apply cap to device or wafer; solder, weld, bond. 3. Conventional overmolding or dispensed encapsulant MEMS Chip Cap Vacuum Seal After singulation steps Cross-section

11 Lid Sealing/Bonding Used for virtually all cavity packages WL lid bonding is called “capping” Many methods, old and new Wafer bonding & lid seal can share methods Can use many of the same methods as wafer bonding

12 1. Form sheet of polymer film or resin 2. Cut or mold into matrix; laser or die 3. Bond tack to lens disk 4. Flip lens/LCP array and align to wafer 5. Seal/bond to wafer with laser, such as near-IR 6. Singulate by sawing Wafer-Level with Polymer Films Laser spot or diode bar line

13 Total WLP Electrical pass-through; e.g.; TSV Enclosure Interconnect to PCB (2 nd -level) Controlled atmosphere as required Non-electrical I/Os as required General package attributes Processes must provide: TSV = Through Silicon Vias

14 Interconnect for WL 1.Through chip (drill & fill; plasma, RIE) 2.Route conductors over/under Same methods been adopted & developed for 3D stacked chips

15 Integral Caps Form capping structure Clean Vacuum or gas environment Seal port Singulate

16 Fabricate Caps on Wafer (Hexal MicroMold Process) Etch Recess Deep Etch Deposit sacrificial & pattern Plate Au bumps & seal Release

17 Micro Cap Assembly Transfer caps to MEMS Align Bond Separate

18 Sacrificial Integrated Package Base MEMS Structure Deposited Layer Evacuate Seal …or add port or coupling

19 Device-Specific Packages

20 This type of machine can be used to selectively encapsulate MEMS- one like this is used on ink jet cartridges. Courtesy of Speedline Ink Jet “Gun” I-TAB package Ink Jet “Gun” I-TAB package MEMS bare die MEMS Encapsulation Selective

21 Pressure Packages Bishnu Gogoi, Motorola Motorola Unibody Package Cost can be too high Protective Coating; e.g.; Parylene Corrosion can occur under the coating in harsh environments

22 Bio-MEMS & Fluidics Packaging

23 Bio-MEMS Challenge Biocompatibility; inert Sample into pressurized system Variety of energy transfer modes Interfaces in hostile environments Protection within life system Remakable couplings

24 Fluid Coupling Technology Fluidic MEMS device (s) Inter-chip coupling as required Auxiliary unit connections Through-package fluidic interface Electrical I/Os and 2 nd -level

25 Fluid Coupling Design Ellis Meng; California Institute of Technology Materials: silicon, polymers Processes: bulk etching, RIE Bulk Coupler Assembly Plastic Insertion Using Cryogenics

26 BioMEMS IME Singapore

27 Plug-in MEMS Plug-in MEMS

28 Session Summary MEMS is a major packaging challenge Typically device-specific Often application-specific Result is non-standard, high customization Trend Discrete  pWLP  full-WLP More WLP in the future Some MEMS packaging suppliers evolving