P. Fischer, TI, Uni Mannheim, Seite 1CBM Collaboration Meeting, GSI, 11.2.2005 (FEE Session): CAM CAM Design in UMC0.18µm A CAM is required for address.

Slides:

Advertisements

Similar presentations

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

Advertisements

Introduction to Microprocessors

Computer Structure.

Jongsok Choi M.A.Sc Candidate, University of Toronto.

Encoders and Decoders.

Feb. 17, 2011 Midterm overview Real life examples of built chips

COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.

Figure (a) 8 * 8 array (b) 16 * 8 array.

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.

MICROELETTRONICA Sequential circuits Lection 7.

COEN 180 DRAM. Dynamic Random Access Memory Dynamic: Periodically refresh information in a bit cell. Else it is lost. Small footprint: transistor + capacitor.

Sequential Circuits. Outline  Floorplanning  Sequencing  Sequencing Element Design  Max and Min-Delay  Clock Skew  Time Borrowing  Two-Phase Clocking.

The 8085 Microprocessor Architecture

Microprocessor and Microcontroller

Processor System Architecture

Introduction to CMOS VLSI Design Lecture 13: SRAM

The ARM7TDMI Hardware Architecture

1 The Basic Memory Element - The Flip-Flop Up until know we have looked upon memory elements as black boxes. The basic memory element is called the flip-flop.

11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.

Encryption Transaction with 3DES Team W2 Yervant Dermenjian (W21) Taewan Kim (W22) Evan Mengstab(W23) Xiaochun Zhu(W24) Objective: To implement a secure.

EE 141 Project 2May 8, Outstanding Features of Design Maximize speed of one 8-bit Division by: i. Observing loop-holes in 8-bit division ii. Taking.

Team W3: Anthony Marchetta Derek Ritchea David Roderick Adam Stoler Milestone 3: Feb. 4 th Size Estimates/Floorplan Overall Project Objective: Design an.

Encryption Transaction with 3DES Team W2 Yervant Dermenjian (W21) Taewan Kim (W22) Evan Mengstab(W23) Xiaochun Zhu(W24) Objective: To implement a secure.

EE466:VLSI Design CAMs, ROMs, and PLAs. CMOS VLSI Design14: CAMs, ROMs, and PLAsSlide 2 Outline  Content-Addressable Memories  Read-Only Memories 

M2: Team Paradigm :: Milestone 5 2-D Discrete Cosine Transform Group M2: Tommy Taylor Brandon Hsiung Changshi Xiao Bongkwan Kim Project Manager: Yaping.

Lecture 19: SRAM.

1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.

Chapter 6 Memory and Programmable Logic Devices

Chapter 17 Microprocessor Fundamentals William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper.

Case Study - SRAM & Caches

Higher Computing Computer Systems S. McCrossan 1 Higher Grade Computing Studies 2. Computer Structure Computer Structure The traditional diagram of a computer...

Review: Basic Building Blocks  Datapath l Execution units -Adder, multiplier, divider, shifter, etc. l Register file and pipeline registers l Multiplexers,

Survey of Existing Memory Devices Renee Gayle M. Chua.

Digital Components and Combinational Circuits Sachin Kharady.

Optimal digital circuit design Mohammad Sharifkhani.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 12.1 EE4800 CMOS Digital IC Design & Analysis Lecture 12 SRAM Zhuo Feng.

Memory System Unit-IV 4/24/2017 Unit-4 : Memory System.

Memory Semiconductor Memory Classification ETEG 431 SG Size: Bits, Bytes, Words. Timing Parameter: Read, Write Cycle… Function: ROM, RWM, Volatile, Static,

CSE477 L24 RAM Cores.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 24: RAM Cores Mary Jane Irwin ( )

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2010 Memory Overview.

CSCI 232© 2005 JW Ryder1 Cache Memory Organization Direct Mapping Fully Associative Set Associative (very popular) Sector Mapping.

Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.

A Low-Power Precomputation-Based Parallel CAM Chi-Sheng Lin, Jui-Chang, Bin-Da Liu IEEE2003.

Washington State University

Random Access Memory (RAM).  A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words).

Low Power, High-Throughput AD Converters

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 7, 2014 Memory Overview.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.

Fundamentals of Programming Languages-II

COMP541 Memories II: DRAMs

EE141 Project: 32x32 SRAM Abhinav Gupta, Glen Wong Optimization goals: Balance between area and performance Minimize area without sacrificing performance.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 8, 2013 Memory Overview.

Sp09 CMPEN 411 L21 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 21: Shifters, Decoders, Muxes [Adapted from Rabaey’s Digital Integrated Circuits,

RAM RAM - random access memory RAM (pronounced ramm) random access memory, a type of computer memory that can be accessed randomly;

Low Power, High-Throughput AD Converters

-1- Soft Core Viterbi Decoder EECS 290A Project Dave Chinnery, Rhett Davis, Chris Taylor, Ning Zhang.

Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization.

COMP541 Memories II: DRAMs

DREAM TEAM 2 Roto, Holiano, Chaka

Full Custom Associative Memory Core

Meeting at CERN March 2011.

Day 26: November 11, 2011 Memory Overview

1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling

Semiconductor Memories

ECE 432 Group 4 Aaron Albin Jisoon Kim Kiwamu Sato

Sequential Logic.

Team Awesome += 5 PICo Design Presentation

Presentation transcript:

P. Fischer, TI, Uni Mannheim, Seite 1CBM Collaboration Meeting, GSI, (FEE Session): CAM CAM Design in UMC0.18µm A CAM is required for address translation in various applications (see Ulrichs talk) Block diagram: write address tag, part1 Parity match miss match tag, part2 match

P. Fischer, TI, Uni Mannheim, Seite 2CBM Collaboration Meeting, GSI, (FEE Session): CAM Some Specs / Features Support up to 512 entries (rows) Operation at 500 MHz Basic unit has 16 bit word + checksum The match circuitry in one row can be powered off no more current during compare Pipelined operation for comparison of larger words is foreseen. Rows with mismatch in early comparisons are switched off in later stages to save power Possibility to disable defective rows Support two types of CAM cells: - binary (store 0/1) - ternary (store 0/1/dont care)

P. Fischer, TI, Uni Mannheim, Seite 3CBM Collaboration Meeting, GSI, (FEE Session): CAM Binary CAM cell Classical SRAM cell (reading is necessary only for monitoring less constraints for transistors) Comparison with wide wired – OR (bit mismatch pulls match line low) Rows can be disabled by setting power down to high. Cells draw no more compare. Cell size is 5.91 µm x 2.69 µm match (precharged) power down compare write writebitwritbitb compareb

P. Fischer, TI, Uni Mannheim, Seite 4CBM Collaboration Meeting, GSI, (FEE Session): CAM Ternary CAM Cell match power down write Save ~20% of area by optimized design: -store 1/0 for a 1 -store 0/1 for a 0 -store 0/0 for dont care (cell does not participate in match calculation) Cell size is µm x 2.69 µm

P. Fischer, TI, Uni Mannheim, Seite 5CBM Collaboration Meeting, GSI, (FEE Session): CAM Status & Plans Layouts of crucial (dense) blocks is done: CAM cells, Flipflops, row decoder (F. Giesens Diploma Thesis) Most simulations (typical parameters) are done. Speed is >500MHz for a CAM with 512 rows (parasitics of busses included) We plan to submit an 512 x 18 bit block (testing maximum speed needs full size!). Layout area of this core will be 0.3mm x 1.4mm Testing will be done by setting all input bits & reading all output bits with shift registers. Timing will be generated by several external fast strobe signals. This stuff will be synthesized (with help from Rechnerarchitektur) We are confident to be ready until April 24. : missing : done