Stanford Linear Accelerator Center PowerPC and VXI Kinetic Systems V151 Embedded PowerPC Slot-0 Controller.

Slides:



Advertisements
Similar presentations
Principles of I/O Hardware I/O Devices Block devices, Character devices, Others Speed Device Controllers Separation of electronic from mechanical components.
Advertisements

purpose Search : automation methods for device driver development in IP-based embedded systems in order to achieve high reliability, productivity, reusability.
Memory Protection: Kernel and User Address Spaces  Background  Address binding  How memory protection is achieved.
Computer System Organization Computer-system operation – One or more CPUs, device controllers connect through common bus providing access to shared memory.
9/20/6Lecture 3 - Instruction Set - Al1 Exception Handling (2)
SPEAR Upgrade – EPICS Status
Real-time Performance Improvement of “EPICS on F3RP61” Yokogawa Electric Corporation.
16 - Nov. 2000EPICS Workshop Oak Ridge1 Epics to TINE translator Matthias Clausen, DESY Hamburg Phil Duval, DESY Hamburg Zoltan Kakucs, DESY Hamburg.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Introduction Operating Systems’ Concepts and Structure Lecture 1 ~ Spring, 2008 ~ Spring, 2008TUCN. Operating Systems. Lecture 1.
ECE 424 Embedded Systems Design Lecture 8 & 9 & 10: Embedded Processor Architecture Chapter 5 Ning Weng.
OSI and Architecture Independent Device Driver Jim Chen HYTEC ELECTRONICS LIMITED Spring 2013 – Diamond Light Source.
MSP432™ MCUs Training Part 9: Porting between MSP430 and MSP432
General System Architecture and I/O.  I/O devices and the CPU can execute concurrently.  Each device controller is in charge of a particular device.
hardware and operating systems basics.
Eric Björklund (LA-UR )
Stanford Linear Accelerator Center PowerPC and VXI Kinetic Systems V152 Embedded PowerPC Slot-0 Controller.
Protection and the Kernel: Mode, Space, and Context.
VxWorks & Memory Management
Synchronous Device Interface at NSLS-II Yuke Tian Control Group, NSLS-II, BNL (May 1, 2009 EPICS Collaboration Meeting, Vancouver)
OPERATING SYSTEM OVERVIEW. Contents Basic hardware elements.
DAT2343 Accessing Services Through Interrupts © Alan T. Pinck / Algonquin College; 2003.
RTEMS overview W. Eric Norum Introduction RTEMS is a tool designed specifically for real-time embedded systems The RTEMS product is an executive.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem.
Benefits: Increased server utilization Reduced IT TCO Improved IT agility.
Three fundamental concepts in computer security: Reference Monitors: An access control concept that refers to an abstract machine that mediates all accesses.
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
Operated by Los Alamos National Security, LLC for NNSA U N C L A S S I F I E D LDAQ – the New Lujan Center Data Acquisition Application Frans Trouw, Gary.
Running EPICS on NI CompactRIO Initial Experience Eric Björklund (LA-UR )
ICS – Software Engineering Group 1 The PCI Record EPICS Collaboration Meeting l May 2002 at BESSY, Germany May 2002 at BESSY, Germany David.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
Real-time Closed Loop Controller Raffaele Cetrulo Rolando Ortega Hector Rubio.
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
Processes Introduction to Operating Systems: Module 3.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Migration to PPC at JLab Richard Dickson. VME data interface differences: CPU VMEchip2 VME mvme177 System Local Bus PPC 750 CPU Raven VME mvme2700.
Stanford Linear Accelerator Center Ron Chestnut EPICS Collaboration Mtg May 21-23, SLAC EPICS Projects Yesteryear, Today, and Tomorrow.
Interrupts.
1 1999/Ph 514: Supported Hardware EPICS Supported Hardware Ned D. Arnold APS.
E-MOS: Efficient Energy Management Policies in Operating Systems
STT In-Crate CPU Bill Lee 28 April STT In-Crate CPU -- Bill Lee2 CPU Motorola Power PC Running VxWorks 5.3d EPICS Does not communicate with TCC.
Hardware/Software Co-Verification with RTOS Application Code Michael Bradley, Mentor Graphics Kainian Xie, Hyperchip Inc.
The BaBar Online Detector Control System Upgrade Matthias Wittgen, SLAC.
Stanford Linear Accelerator Center Ron Chestnut EPICS Collaboration Mtg June 18-20, SLAC Tune Tracker/Feedback Mike Laznovsky.
Magnet Low Current PS Upgrade Kristi Luchini,Sandeep Babel, Till Straumann, Mitch D’Ewart, Briant Lam, Dave MacNair May 19, 2016 VME to Emedded Industrial.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
Memory Protection: Kernel and User Address Spaces Andy Wang Operating Systems COP 4610 / CGS 5765.
Introduction to Operating Systems Concepts
Software 12/1/2008.
An Introduction to Operating Systems
Memory Protection: Kernel and User Address Spaces
8085 Microprocessor Architecture
Lecture 5: Lab 3 – Active HW Accelerator Design
Memory Protection: Kernel and User Address Spaces
Memory Protection: Kernel and User Address Spaces
Memory Protection: Kernel and User Address Spaces
Computer-System Architecture
Operating Systems Chapter 5: Input/Output Management
CSE 451: Operating Systems Spring 2012 Module 6 Review of Processes, Kernel Threads, User-Level Threads Ed Lazowska 570 Allen.
8085 Microprocessor Architecture
Accessing Services Through Interrupts
CSE 451: Operating Systems Autumn 2003 Lecture 10 Paging & TLBs
Lecture 3 - Instruction Set - Al
8085 Microprocessor Architecture
CSE 471 Autumn 1998 Virtual memory
Memory Protection: Kernel and User Address Spaces
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

Stanford Linear Accelerator Center PowerPC and VXI Kinetic Systems V151 Embedded PowerPC Slot-0 Controller

Kristi LuchiniEPICS Collaboration - Nov 14/17, Oak ridge2 Objective Port the EPICS low-level RF code to another VXI slot-0 controller vxWorks and EPICS R Current cpu, niCpu030 has been discontinued Crate profile – SLAC VXI register based modules and AB VME Scanner Why choose the PowerPC Pressure at SLAC to replace niCpu030 Intel slot-0 controllers (NI) did not have favorable reviews Consistency; one ppc architecture for VMEbus and VXIbus projects at SLAC byte orientation (big endian) is the same as the 68K architecture of the niCpu030

Kristi LuchiniEPICS Collaboration - Nov 14/17, Oak ridge3 Hardware Issues Elma crate power-on hang SYSRST not asserted on reboot D8/D16 IACK Cycle SLAC VXI modules and the VXI spec Interrupt controller uses a mechanism for autovectoring VME interrupts

Kristi LuchiniEPICS Collaboration - Nov 14/17, Oak ridge4 Software Issues Learning about the VXIbus Standard as well the SLAC VXI register-based modules. Interrupts 1 Interrupt Level instead of 7 as with 68k Architectory Missing functions intVecGet Unsolicited Interrupt Handlers – different naming standard VXI mode vs. VME mode Lack of atomic Read-Modify-Write VXI Library Incorrect and/or buggy library - Resman crashes Missing basic functions – GetMyLA,SetMODID VXI library initialization A32 Space – device window configuration EPICS_VXI_A32_BASE 0x x EPICS_VXI_A32_SIZE 0x x

Kristi LuchiniEPICS Collaboration - Nov 14/17, Oak ridge5 Code Changes EPICS Code changed drvEpvxi.c,devLib.c,veclist.c – table of unsolicited interrupts Crate a dummy isr static void *vmeArgTbl[ 7] ; devInterruptConnectVXI( level,isr,parm ) dummyISR(controller,statusId,level) { myVmeIsr( vmeArgTbl( vmeArgTbl[level-1] ) ) } Bsp kernel changes Adding functionality – sysBusTas,intVecGet (Andrew Johnson) VXI vs VME mode – VXI/VME fighting for control of the bus sysUniverseIntHandler – VXI vs VME mode sysVme.c - KSC method of taking control of VME interrupt autovectoring t;;

Kristi LuchiniEPICS Collaboration - Nov 14/17, Oak ridge6 Vector Table 0 … … Handler Argument Next Universe VME Interrupt kscIntHandler sysUniverseIntHandler vxiBaseIsr PPC External Interrupt Vector 0x500

Kristi LuchiniEPICS Collaboration - Nov 14/17, Oak ridge7 VXI Vector Table LevelISR 1DefaultVXIintHandler

Kristi LuchiniEPICS Collaboration Mtg. - Nov 14-16,2000 Oak Ridge8 Conclusions Prefer a BSP supported by the OS Ask for VXI library code Awaiting SLAC VXI board modification to recognize D8 IACK cycle