Stanford Linear Accelerator Center PowerPC and VXI Kinetic Systems V152 Embedded PowerPC Slot-0 Controller.

Slides:

Advertisements

Similar presentations

® 13-2 Overview After development is completed, you may need to: –Exclude unneeded VxWorks facilities. –Link application code into VxWorks. –Extend VxWorkss.

Advertisements

1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.

CS-334: Computer Architecture

1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.

Set 20 Interrupts. INTERRUPTS The Pentium has a mechanism whereby external devices can interrupt it. Devices such as the keyboard, the monitor, hard disks.

A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.

VMEbus Outline –Introduction –Electrical Characteristics –Mechanics –Functions –Data Transfer –Arbitration –Priority Interrupt Bus –Utilities Goal –Understand.

© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.

1 COSC 3P92 Cosc 3P92 Week 11 Lecture slides Violence is the last refuge of the incompetent. Isaac Asimov, Salvor Hardin in "Foundation"

Software Development and Software Loading in Embedded Systems.

2. Methods for I/O Operations

The 8051 Microcontroller and Embedded Systems

Booster Cogging Teststand Progress Update Kiyomi Seiya, Alex Waller, Craig Drennan August 22, 2012.

Linux-MVME Targets Using Motorola Board Support

Micro controllers A self-contained system in which a processor, support, memory, and input/output (I/O) are all contained in a single package.

System Configuration Chapter 3. Objectives Distinguish between the various methods used to configure a computer Describe how to replace a motherboard.

hardware and operating systems basics.

How Hardware and Software Work Together

Computer Maintenance Unit Subtitle: Basic Input/Output System (BIOS) Excerpted from 1 Copyright © Texas Education Agency, All.

Stanford Linear Accelerator Center PowerPC and VXI Kinetic Systems V151 Embedded PowerPC Slot-0 Controller.

VxWorks & Memory Management

NET+OS 6 BSP How and why it was restructured Changes to memory map New features How to port to custom hardware.

SLAAC Hardware Status Brian Schott Provo, UT September 1999.

DAT2343 Accessing Services Through Interrupts © Alan T. Pinck / Algonquin College; 2003.

A+ Guide to Software Managing, Maintaining and Troubleshooting THIRD EDITION Chapter 2 How an OS Works with Hardware and Other Software.

Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.

1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.

ICS – Software Engineering Group 1 The PCI Record EPICS Collaboration Meeting l May 2002 at BESSY, Germany May 2002 at BESSY, Germany David.

ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.

Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.

Microprocessors 1 MCS-51 Interrupts.

Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.

Chapter 3 System Configuration The Complete A+ Guide to PC Repair 5/e Update.

© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.

© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.

DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK– PARALLEL BUS DEVICE PROTOCOLS 1.

80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.

Migration to PPC at JLab Richard Dickson. VME data interface differences: CPU VMEchip2 VME mvme177 System Local Bus PPC 750 CPU Raven VME mvme2700.

Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.

Embedded Systems Design 1 Lecture Set 8 MCS-51 Interrupts.

Implementation of Embedded OS Lab3 Porting μC/OS-II.

Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)

ICOM Noack Linux I/O structure Device special files Device switch tables and fops How the kernel finds a device Parts of a device driver or module.

Computer Maintenance I

بسم الله الرحمن الرحيم MEMORY AND I/O.

Stanford Linear Accelerator Center Stephanie AllisonEPICS Meeting June, Porting EtherIP to EPICS 3.14 Usage at SPEAR IOC Software Porting Notes 3.13/3.14.

1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.

The BaBar Online Detector Control System Upgrade Matthias Wittgen, SLAC.

Stanford Linear Accelerator Center Ron Chestnut EPICS Collaboration Mtg June 18-20, SLAC Tune Tracker/Feedback Mike Laznovsky.

KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,

Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.

ARM Embedded Systems

Interrupts and Interrupts Handling

68HC11 Interrupts & Resets.

Computer System Laboratory

Implementation of Embedded OS

CS703 - Advanced Operating Systems

Linux-MVME Targets Using Motorola Board Support

EPICS GPIB Interface using HP LAN Box

Operating Systems Chapter 5: Input/Output Management

NetSilicon & Digi Confidential

Accessing Services Through Interrupts

Computer Organization

Overview 1. Inside a PC 2. The Motherboard 3. RAM the 'brains' 4. ROM

Lecture 3 - Instruction Set - Al

Register sets The register section/array consists completely of circuitry used to temporarily store data or program codes until they are sent to the.

Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.

Presentation transcript:

Stanford Linear Accelerator Center PowerPC and VXI Kinetic Systems V152 Embedded PowerPC Slot-0 Controller

Kristi LuchiniEPICS Collaboration Mtg. May 22-24, 2002 Bessy2 Objective Port the EPICS low-level RF Application vxWorks to EPICS R to R BSP architecture 68K to ppc Why choose the PowerPC Current cpu, niCpu030 has been discontinued Consistency; currently use ppc for other SLAC projects byte orientation (big endian) - same as the 68K

Kristi LuchiniEPICS Collaboration Mtg. May 22-24, 2002 Bessy3 Hardware Issues Automatic Slot-0 Master configuration SYSRST not asserted on reboot D8/D16 IACK Cycle - (V152-S002) SLAC VXI modules and the VXI spec Interrupt controller uses a mechanism for autovectoring VME interrupts

Kristi LuchiniEPICS Collaboration Mtg. May 22-24, 2002 Bessy4 Software Issues Interrupts Missing functions intVecGet Slow boot – change to boot flash fixes this! Must use VXI Interrupt functions – sysUnivVmeIntr() change Lack of atomic Read-Modify-Write A32 Space – device window configuration EPICS_VXI_A32_BASE 0x x EPICS_VXI_A32_SIZE 0x x Resman CPU is a message base instead of register based module Force sysReset to be asserted on reboot (sysUniverseHardReset)

Kristi LuchiniEPICS Collaboration Mtg. May 22-24, 2002 Bessy5 Slow Boot Description The problem was due to the latest hw issue of the Motorola MVME2400 board which relocated (remapped) the address of the ethernet chip, so during boot, every pci address had to be probed until the device was found. WindRiver will issue a SPR and will fix this, but it will be several months before a fix is released. Instructions 1) Install the latest driver update from WindSurf (e.g. June 2001) 2) The driver update causes one problem, so you will also have to install patch SPR The release note will explain the nature of the patch. 3) Put dec21x40End.obj into your mv2400 directory. Add this file to makefile under MACH_EXTRA. This is the file that hardcodes the address. 4) Remake bootrom and flash.

Kristi LuchiniEPICS Collaboration Mtg. May 22-24, 2002 Bessy6 SysReset * sysUniverseHardReset - Hard Reset of the Universe VME chip * * This routine performs a hard reset of the Universe chip by * asserting (low) the SYSRST line on the VMEbus. * * RETURNS: N/A */ void sysUniverseHardReset (void) { printf("\n\n\r Hard Reset, via Universe VME reset\n\r"); taskDelay(10); UNIV_OUT_LONG( UNIVERSE_MISC_CTL,(UINT32)MISC_CTL_SW_SRST ); }

Kristi LuchiniEPICS Collaboration Mtg. May 22-24, 2002 Bessy7 Vector Table 0 … … Handler Argument Next Universe VME Interrupt kscIntHandler sysUniverseIntHandler vxiBaseIsr PPC External Interrupt Vector 0x500

Kristi LuchiniEPICS Collaboration Mtg. May 22-24, 2002 Bessy8 VXI Vector Table LevelISR 1DefaultVXIintHandler

Kristi LuchiniEPICS Collaboration Mtg. May 22-24, 2002 Bessy9 Conclusions Installation was relatively painless Kinetic Systems Support was great V152-S002 testing underway.