Programmable logic devices

Slides:

Advertisements

Similar presentations

Limitations are  The number of inputs (n)  The number of outputs (m)  The number of product terms (p) 5.3 Combinational PLDs ReturnNext Programmable.

Advertisements

Documentation Standards

Programmable Logic Devices

1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.

Programmable Logic Devices

Digital Logic Design Lecture 21. Announcements Homework 7 due on Thursday, 11/13 Recitation quiz on Monday on material from Lectures 21,22.

ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Programmable Logic Devices.

BR 1/991 Programmable Logic There has to be a better way to implement a logic function than to hook together discrete 74XX packages or create a custom.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

1 Designing with MSI Documentation Standards  Block diagrams first step in hierarchical design  Schematic diagrams  Timing diagrams  Circuit descriptions.

Programmable logic and FPGA

Digital Design – Physical Implementation Chapter 7 - Physical Implementation.

Multiplexers, Decoders, and Programmable Logic Devices

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

ENEE x Digital Logic Design Lecture 20. Announcements Homework 6 due today. Homework 7 up on course webpage, due on 11/13. Recitation quiz on Monday,

PLAs Programmable Logic Arrays

Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.

Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Figure to-1 Multiplexer and Switch Analog

Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag

Combinational Circuits Chapter 3 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 2003.

1/2550A. Yaicharoen1 Programmable Logic Devices. 1/2550A. Yaicharoen2 General structure of PLDs.

Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.

PROGRAMMABLE LOGIC DEVICES (PLD)

Field-programmable logic devices FPLA circuits –Packaged PLA components with a fuse at every diode in both the AND and OR sections, that can be configured.

Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.

Programmable Logic Devices

1 Lecture #10 EGR 277 – Digital Logic Multiplexers (Data Selectors) A multiplexer (MUX) is a device that allows several low-speed signals to be sent over.

1 Lecture 9 Demultiplexers Programmable Logic Devices  Programmable logic array (PLA)  Programmable array logic (PAL)

Karnaugh maps for the binary full adder.

Example of modular design: ALU

ES 244: Digital Logic Design Chapter 4 Chapter 4: Combinational Logic Uchechukwu Ofoegbu Temple University.

Logical Circuits Philip Gebhardt 3/15/2011. Logic Circuits Negative, Positive, and Complimentary circuits Logic Gates Programmable Logic Devices.

1 CSE370, Lecture 10 Lecture 10 u Logistics n HW3 due Friday (cover materials up to this lecture) n Lab3 going on this week n Midterm 1: a week from today.

Programmable Logic Devices - I. Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

CEC 220 Digital Circuit Design Programmable Logic Devices

1 Multiplexers (Data Selectors) A multiplexer (MUX) is a device that allows several low-speed signals to be sent over one high-speed output line. “Select.

CSET 4650 Field Programmable Logic Devices

Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.

CSE 370 Spring 2006 Introduction to Digital Design Lecture 10: Multiplexers and Demultiplexers Last Lecture Multilevel Logic Hazards Today Multiplexers.

Complex Combinational Circuits Binary Adders Key to enterprise: Addition table also a truth table S i = C i 'A i B i ' + C i 'A i 'B i + C i A i 'B i '+

CSI-2111 Structure of Computers Ipage Combinational Circuits  Objectives : To recognize the principal types of combinational circuits  Adders.

Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.

Programmable Logic Devices. Principle of Operation: Example: X = A.B + A’.B’ requires that fuses f1 and f4 to be “blown”.

ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Programmable Logic Devices.

PLDS Mohammed Anvar P.K AP/ECE Al-Ameen Engineering College.

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

Programmable Logic Devices

ETE Digital Electronics

Programmable Logic Devices

Dr. Clincy Professor of CS

Dr. Clincy Professor of CS

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

Programmable Logic.

Programmable Configurations

Dr. Clincy Professor of CS

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

Programmable Logic Devices

PROGRAMMABLE LOGIC DEVICES (PLD) UNIT-IV

FIGURE 5-1 MOS Transistor, Symbols, and Switch Models

Half & Full Subtractor Half Subtractor Full Subtractor.

Half & Full Subtractor Half Subtractor Full Subtractor.

Presentation transcript:

Programmable logic devices PLA circuits Built around homogeneous arrays of elementary components that can be configured to perform logical AND and OR operations We look at basic structures that can realize AND, OR functions (in reality PLAs are based on NAND/NOR functions in CMOS technology) PLAs can belong to Gate arrays, if interconnect layer is not finished PLDs, if fuses are provided along with a full interconnect layer FPGA are PLD

Programmable logic devices

Programmable logic devices

Programmable logic devices

Diode logic

Diode logic

Diode logic ( in the compact form, X indicates presence of a diode )

Diode logic Multiple functions realized by an AND-OR array ab is “shared” by both outputs

Diode logic Example: PLA table: AND array: OR array: 0  complement connected; 1  true form connected; X  no connection OR array: 1  connection; 0  no connection

Diode logic Resulting PLA: The AND and the OR arrays are programmable

Diode logic a figure How many literals in each prime implicant?

PLA realization of the majority voter

Field-programmable arrays Uncommitted AND/OR arrays with metal fuses that can be blown. Unprogrammed AND array:

Programmed AND function A’BC’ and its compact notation X means fuse intact (not blown)

Programmed AND function AB’ and its compact notation

Fuse-programmable OR arrays Unprogrammed: Programmed OR function P1+P3 and its compact notation

Other options in programmable devices Output polarity options Programmed active high Programmed active low

Apply transforms to indirectly obtain the POS formula

Other options in programmable devices Bidirectional pins and feedback lines Driver enabled Driver disabled

Other options in programmable devices Bidirectional pins and feedback lines When driver enabled, sum term Sm available as output and fed back to the AND array This allows multilevel circuits (more than 2 levels) When driver disabled, the IOm pin acts as external input Example: implement a 2-bit ripple-carry adder Use PLA with 4 inputs, 3 outputs and 2 bi-directional pins Use one bi-directional pin for input, the other for output/feedback

Two-bit ripple carry adder implementation Question: why are all the fuses left intact on product term 16?

Commercial PLDs Basic PLD organization

Commercial PLDs Some commercially available PLDs