Slide Number1Date 19 feb 2001 PLC 5 Software Guide and Manual01 Drawn – D J Ray03 Any Station - Generic02 Original is A4 – Landscape.04 GCS Support. MERIDIAN.

Slides:



Advertisements
Similar presentations
Unit 7 Discrete Controllers
Advertisements

Copyright © 2005 Rockwell Automation, Inc. All rights reserved. 1 Micro Logix 1100 RSLogix 500 LAB#2 Timing, Counting & Comparing.
02/24/97 1 Rockwell Automation Hands-On Seminar Series.
PLC Timer Instructions
Copyright © 2002 Delmar Thomson Learning Chapter 12 Basic Relay Instructions.
Chapter 6 Introduction to Logic.
Switchgears Control Using SCADA System Based on PLC
Introduction To Programmable Logic Controllers
Copyright © 2005 Rockwell Automation, Inc. All rights reserved. 1 Starting & Stopping Motors Micro Logix 1100 RSLogix 500 LAB#1.
Lab 6 :Digital Display Decoder: 7 Segment LED display Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Slide #7 Display Decoder Fundamentals LT Control Input.
Lecture 4: Programmable logic Controllers
Chapter 19 Fundamental PLC Programming
Programming with Function Blocks
Flip-Flop Applications
Timers.
RNJ 10/02/091 3 Computing System Fundamentals 3.6 Errors Prevention and Detection.
Advanced Instructions Most PLCs now support more advanced functions such as Floating point math, Boolean operations, Shifting, Sequencing, Program control.
Programmable Logic Controllers
Introduction to PLC Operation
Chapter 10 PLC Processors.
1 FUNDAMENTOS DEL CONTROLADOR PROGRAMABLE. 2 ¿QUE ES UN CONTROLADOR PROGRAMABLE? PROGRAMMABLE CONTROLLER ENTRADAS A solid state device that controls output.
OCR GCSE Computing © Hodder Education 2013 Slide 1 OCR GCSE Computing Chapter 2: Binary Logic.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Memory Layout and SLC500 System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Storing and Organizing Data. Why Do I Need to Understand How Data Is Represented? In order to install, program,maintain, and troubleshoot today’s PLCs,
Turbine Crane CRANES TURBINE NEA39. Turbine Crane PLANT STATUS! PV Daily Status Report.
Date: File:PRO1_12E.1 SIMATIC S7 Siemens AG All rights reserved. Information and Training Center Knowledge for Automation Troubleshooting.
Implementing software in IEC Languages in IEC IEC uses the following languages Instruction List – Assembly level programming using.
Chapter 10 Advanced Programming, PLC Interfacing, and Troubleshooting
8279 KEYBOARD AND DISPLAY INTERFACING
Copyright © 2002 Delmar Thomson Learning Chapter 10 PLC Processors.
PROGRAMMABLE LOGIC CONTROLLER
Electronic Analog Computer Dr. Amin Danial Asham by.
DATA HANDLING Some situations arise where a group of bits have to be handled. (ex) a sensor supplies an analogue signal which is converted to, say, an.
Prepared by: Engr. Qurban Ali Memon 11ES (SEC- 1 & 2)
Copyright © 2002 Delmar Thomson Learning Chapter 14 Documenting Your PLC System.
1 RLL: Relay Ladder Logic CONTENTS 1. PLC operation 2. PLC programming 3. Ladder logic 4. Memory and gates.
8279 KEYBOARD AND DISPLAY INTERFACING
Introduction to PLC Operation
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.
The Central Processing Unit (CPU)
PLC ARCHITECTURE – Memory 2 by Dr. Amin Danial Asham.
Sequencers SQO,SQC,SQL.
Traditionally ladder logic programs have been written by thinking about the process and then beginning to write the program. This always leads to programs.
Programmable Logic Controller
Actuators and Control, Part 4 Grant Agreement No LLP UK-LEONARDO-LMP Project acronym: CLEM Project title: Cloud services for E-Learning.
Chapter 5.
5-2-3 Analogue to Digital Converters (ADC). Analogue to Digital Conversion The process is now the opposite of that studied in Topic Now we wish.
Chapter 11 & 13 PLC Math Instructions Permission granted to reproduce for educational use only. 11 PLC Compare, Jump, and MCR Instructions.
Programmable Logic Controllers Third Edition Frank D. Petruzella McGraw-Hill.
Chapter 5.
The Programmable Logic Controller
Chapter 10 © 2011, The McGraw-Hill Companies, Inc.
Industrial Electronics
Flip-Flop Applications
Chapter 11 © 2011, The McGraw-Hill Companies, Inc.
Comparison and Data-handling Instructions
Comparison and Data-Handling Instructions
Flip-Flop Applications
Programmable Controller Basics Files And Programs
Program Control Instructions.
Documenting Your PLC System
Basic Relay Instructions
EET 2261 Unit 8 Seven-Segment Displays
PLC 5 and ControlLogix Subroutine Parameters
Data manipulation Instructions
Programmable Logic Controllers (PLCs)
Presentation transcript:

Slide Number1Date 19 feb 2001 PLC 5 Software Guide and Manual01 Drawn – D J Ray03 Any Station - Generic02 Original is A4 – Landscape.04 GCS Support. MERIDIAN ENERGY LTD. State Highway 8, Twizel, New Zealand. Unofficial PLC 5 Software Guide. This document forms a guide to SFC programming that is common to Voith SFC Software.

Slide Number2Date 19 feb 2001 Use a single SBR to connect all discrete digital inputs to a buffer file. Use a single SBR to connect all analog inputs to a RAW (un scaled) buffer file. Use a single SBR to scale all the analog inputs using CPT instruction – use either inline scaling values or references to a scaling data file. Make all unit (generator) code the same across a station – use the DH+ address as a switch to turn on and off unit specific functions. Use SFC’s where ever possible. Use standard/generic SFC’s where ever possible. Use 1 SBR file for 1 SFC where ever possible. Use 1 Data file for 1 SFC where ever possible – however its likely more than 1 will be needed often. Describe the inputs to the SFC – Digital and Analog. General Guide

Slide Number3Date 19 feb 2001 N47:N50: N50:10 = N47:10 OR N50:10 (Lgt = 40 for N47:10 to N47:49) Logical OR Every PLC Scan do this – the alarm is latched into N50:10 on for reading by scada – they are latched so that a fleeting alarm is held in N50 till scada acknowledges it has read the N50: file When it does ack the alarm value perform a plain COP to freshen the N50 file SCADA ALARMING Indications – both bit and integer are not latched – the N50 file is addressed directly in code.

Slide Number4Date 19 feb 2001 If scada ack’s the alarms – by returning a Alarm Ack set point hat equals the Alarm Ack Value as computed by the PLC – the scada has ‘seen’ the current N50 file so freshen it. If scada has not ack’ed the current alarms – keep them and add any new ones. Compute a crude value that can be used to determine if the alarming file N47 has changed. Various symetrical bit patten alarm changes will not be detected. Initalization If the alarming file has changed – INC the Alarm Ack Value – this is passed to scada. Which will return it – indicating it has seen the current state of N50 Limiting – 1,000 is a lot of alarm changes. House keeping PLC 5 Code segement to perform scada Alarm Ack Value calculation and verification – and N50 re-freshing control. BST EQU N51:51 N50:51 BST COP #N47:10 #N50:10 40 NXB CLR N50:51 BND NXB NEQ N51:51 N50:51 XIO R6:0/EN FAL R6: ALL #N50:10 #N47:10 OR #N50:10 NXB XIO R6:1/EN BST CLR F46:0 NXB FAL R6: ALL F46:0 F46:0 + #N50:10 BND NXB NEQ F46:0 F46:1 BST ADD N50:51 1 N50:51 NXB MOV F46:0 F46:1 BND NXB GRT N50: MOV 1000 N50:51 BND

Slide Number5Date 19 feb 2001 RTD’s Each Fault bit is derived by ths sort of rung A trip is derived like this Or a high alarm like this. VOITH CAN RTD Alarming & Tripping

Slide Number6Date 19 feb 2001 Inputs to SFC Derived Step Timers Step Control Step Decoder Step Outpts A typical Voith SFC consists of the following code segments – in the following order. Inputs to SFC Derived Step Timers Step Control Step Decoder Step Outpts A SFC – Normally 1 per SBR but often more than one are found in a SBR Typical overview of the code sctions that make up a SFC and the order and size they take in any one ladder file.

Slide Number7Date 19 feb 2001 This is a standard Voith Step Decoder and Controller. N80 for step words B81 for step bits B83:0 is a buffer location used by many SFC decoders. N7:100 is a buffer location used by many SFC decoders. Each step is guaranteed to be true for at lest one scan if the rule below is used… 1:- Never used the step word for state tests – always use the step bit.